joblaze

Direct from source · No middlemen

Asics Jobs in Palo Alto

13 open positions · Updated 1 month ago

Average salary: 158.3k–236.7k/yr

Showing 13 of 13 positions

Join SpaceX as a Sr. ASIC DFT Engineer to develop next-generation ASICs for the Starlink network, enhancing global connectivity.

SpaceX Palo Alto, CA $135k–$185k/yr Published 2 months ago

C++ automated test equipment ASICs Siemens Tessent DFT

Flexible on stack

Apply →

Sr. ASIC Design Verification Engineer (Silicon Engineering) Visa

Join SpaceX as a Sr. ASIC Design Verification Engineer to develop cutting-edge ASICs for the Starlink network.

SpaceX Palo Alto, CA $175k–$280k/yr Published 2 weeks ago

ASIC VMM Python UVM OVM

Flexible on stack

Apply →

Sr. Technical Project Lead (Silicon Engineering) Visa

Lead complex silicon projects at SpaceX, developing next-generation ASICs for Starlink's global connectivity solutions.

SpaceX Palo Alto, CA $175k–$280k/yr Published 1 month ago

Project Management Digital ASIC Design Silicon Engineering PCB FPGA

Apply →

Design Verification Engineer (Silicon Engineering) Visa

Join SpaceX as a Design Verification Engineer to develop cutting-edge ASICs for the Starlink network.

SpaceX Palo Alto, CA $135k–$210k/yr Published 2 weeks ago

Python UVM SystemVerilog MATLAB

Flexible on stack

Apply →

Physical Design Engineer II (Silicon Engineering) Visa

SpaceX Palo Alto, CA $155k–$185k/yr Published 2 months ago

FinFET EDA Makefile ASIC Python

Apply →

Sr. SI/PI Engineer - Serdes, Satellites (Starlink) Visa

Join SpaceX as a Sr. SI/PI Engineer to lead signal and power integrity efforts for advanced satellite hardware in the Starlink project.

SpaceX Palo Alto, CA Published 2 weeks ago

C++ PCB DSP FPGA ASIC

Flexible on stack

Apply →

Principal Design Verification Engineer (Silicon Engineering) Visa

Join SpaceX as a Principal Design Verification Engineer to develop cutting-edge ASICs for the Starlink network.

SpaceX Palo Alto, CA $210k–$310k/yr Published 2 months ago

FPGA ASIC VMM Python UVM

Flexible on stack

Apply →

RFIC Layout Designer (RFIC Engineering) Visa

Join SpaceX as an RFIC Layout Designer to work on advanced silicon projects for the Starlink broadband internet system.

SpaceX Palo Alto, CA $115k–$155k/yr Published 1 week ago

Analog EDA RFIC Python Perl

Flexible on stack

Apply →

Sr. Signal and Power Integrity Engineer - SI/PI, Satellites (Starlink) Visa

Join SpaceX as a Sr. Signal and Power Integrity Engineer to drive the development of advanced satellite hardware for Starlink.

SpaceX Palo Alto, CA Published 2 weeks ago

Thermal Engineering Power integrity PCB DSP RF engineering

Apply →

Sr. RFIC Design Engineer (RFIC Engineering) Visa

Join SpaceX as a Sr. RFIC Design Engineer to develop cutting-edge RFICs for the Starlink network, enabling global connectivity.

SpaceX Palo Alto, CA $175k–$280k/yr Published 1 week ago

Filters vector modulators low noise amplifiers Mixed-Signal Spread Spectrum

Flexible on stack

Apply →

Sr. RFIC Layout Designer (RFIC Engineering) Visa

Join SpaceX as a Sr. RFIC Layout Designer to work on advanced silicon projects for Starlink's global broadband internet system.

SpaceX Palo Alto, CA $150k–$245k/yr Published 1 week ago

Analog EDA RFIC Python Perl

Flexible on stack

Apply →

Sr. Electrical Design Engineer, Satellites Payload (Starlink) Visa

Join SpaceX as a Sr. Electrical Design Engineer to develop high-reliability electronics for the Starlink satellite communication network.

SpaceX Palo Alto, CA Published 2 weeks ago

C++ RF PAM4 PCB Physics

Flexible on stack

Apply →

Sr. Hardware Design Engineer - Electrical, Satellites Payload (Starlink) Visa

Join SpaceX as a Sr. Hardware Design Engineer to develop high-reliability electronics for the Starlink satellite communication network.

SpaceX Palo Alto, CA Published 2 weeks ago

C++ RF PAM4 PCB Physics

Flexible on stack

Apply →