joblaze

Direct from source · No middlemen

Ipv4 Jobs in New York

10752 open positions · Updated 2 weeks ago

Average salary: 149.2k–204.7k/yr

Showing 20 of 10752 positions

Join SpaceX as a Sr. ASIC DFT Engineer to develop next-generation ASICs for the Starlink network, enhancing global connectivity.

SpaceX Irvine, CA $125k–$175k/yr Published 2 weeks ago

C++ automated test equipment ASICs Siemens Tessent DFT

Flexible on stack

Apply →

Sr. ASIC DFT Engineer (Silicon) Visa

Join SpaceX as a Sr. ASIC DFT Engineer to develop next-generation ASICs for the Starlink network, enabling global connectivity.

SpaceX Austin, TX Published 2 weeks ago

C++ automated test equipment ASICs Siemens Tessent DFT

Flexible on stack

Apply →

Sr. ASIC DFT Engineer (Silicon) Visa

Join SpaceX as a Sr. ASIC DFT Engineer to develop next-generation ASICs for the Starlink network, enhancing global connectivity.

SpaceX Sunnyvale, CA $135k–$185k/yr Published 2 weeks ago

C++ automated test equipment ASICs Siemens Tessent DFT

Flexible on stack

Apply →

Principal DFT Engineer (Silicon Engineering) Visa

Join SpaceX as a Principal DFT Engineer to lead the development of next-generation ASICs for the Starlink network.

SpaceX Irvine, CA $200k–$285k/yr Published 3 weeks ago

C++ Verilog Siemens Tessent RTL DFT

Flexible on stack

Apply →

Principal DFT Engineer (Silicon Engineering) Visa

Lead the implementation and optimization of DFT architectures for next-generation ASICs at SpaceX.

SpaceX Austin, TX Published 3 weeks ago

C++ Verilog Siemens Tessent ATE RTL

Flexible on stack

Apply →

Principal DFT Engineer (Silicon Engineering) Visa

SpaceX Sunnyvale, CA $210k–$295k/yr Published 4 months ago

C++ Verilog Siemens Tessent UPF RTL

Apply →

RTL Design Engineer (Silicon Engineering) Visa

SpaceX Irvine, CA $125k–$175k/yr Published 3 months ago

APB Verilog AHB DSP Python

Apply →

Software Engineer (Starlink) Remote Visa

SpaceX Redmond, WA $125k–$175k/yr Published 1 month ago

C++ IPv6 DHCP OSPF BGP

Apply →

Physical Design Engineer II (Silicon Engineering) Visa

SpaceX Austin, TX Published 1 month ago

FinFET EDA RTL Makefile ASIC

Apply →

Physical Design Engineer II (Silicon Engineering) Visa

SpaceX Irvine, CA $145k–$175k/yr Published 2 months ago

FinFET RTL Makefile ASIC Python

Apply →

Physical Design Engineer II (Silicon Engineering) Visa

SpaceX Sunnyvale, CA $155k–$185k/yr Published 1 month ago

FinFET EDA Makefile ASIC Python

Apply →

Sr. RTL Design Engineer (Silicon Engineering) Visa

Join SpaceX as a Sr. RTL Design Engineer to develop cutting-edge ASICs for the Starlink network, enabling global connectivity.

SpaceX Sunnyvale, CA $170k–$235k/yr Published 3 weeks ago

Verilog ASIC Python System Verilog SoC

Flexible on stack

Apply →

Sr. RTL Design Engineer (Silicon Engineering) Visa

SpaceX Austin, TX Published 3 months ago

Verilog AHB ASIC Python System Verilog

Apply →

Sr. RTL Design Engineer (Silicon Engineering) Visa

Join SpaceX as a Sr. RTL Design Engineer to develop cutting-edge ASICs for the Starlink network, enabling global connectivity.

SpaceX Irvine, CA $160k–$225k/yr Published 3 weeks ago

Verilog ASIC Python System Verilog SoC

Flexible on stack

Apply →

Sr. RTL Design Engineer (Silicon Engineering) Visa

Join SpaceX as a Sr. RTL Design Engineer to develop cutting-edge ASICs for the Starlink network, enhancing global connectivity.

SpaceX Redmond, WA $160k–$225k/yr Published 3 weeks ago

Verilog ASIC Python System Verilog SoC

Flexible on stack

Apply →

Network Engineer (Starshield) Visa

SpaceX Redmond, WA $122.5k–$170k/yr Published 4 months ago

Juniper IPv6 DHCP Networking OSPF

Apply →

Network Engineer (Starshield) Visa

SpaceX Hawthorne, CA $125k–$175k/yr Published 5 months ago

Juniper IPv6 DHCP OSPF Layer-1

Apply →

Network Automation Engineer (Starshield) Visa

SpaceX Hawthorne, CA $120k–$170k/yr Published 4 months ago

TCP Grafana Shell IPv6 Prometheus

Apply →

Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering) Visa

Join SpaceX as a Sr. SOC/ASIC Physical Design Engineer to develop cutting-edge silicon for space and ground infrastructures.

SpaceX Austin, TX Published 2 weeks ago

FinFET Scripting ASIC EDA tools physical design

Apply →

Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering) Visa

Join SpaceX as a Sr. SOC/ASIC Physical Design Engineer to develop cutting-edge silicon for space and ground infrastructures.

SpaceX Irvine, CA $160k–$220k/yr Published 2 weeks ago

FinFET bash ASIC Python Perl

Flexible on stack

Apply →

Page 1 of 538