← Back to results

Hardware & Silicon Validation Senior Principal Engineer

Location
Santa Clara, CA, United States
Compensation
Not disclosed
Level
principal
Type
full time · On-site

Posted by employer 3 months ago

First seen on Joblaze 5 days ago

Last verified on the company career page 5 days ago

Not disclosed in this posting: compensation, years of experience, visa sponsorship.

Joblaze summary

In this role, the engineer is responsible for leading the validation of hardware and silicon designs, ensuring they meet performance and reliability standards. Key skills include expertise in validation methodologies, hardware design, and proficiency with relevant tools and technologies. This position is ideal for a seasoned professional with a strong background in semiconductor engineering and a track record of successful project leadership. Marvell Semiconductor is focused on innovation, making this a dynamic environment for those looking to make a significant impact.

Joblaze insights

Quick facts

Is the Hardware & Silicon Validation Senior Principal Engineer role remote?
No — this is an on-site role in Santa Clara, CA, United States.
Where is the role based?
Marvell Semiconductor is hiring for this position in Santa Clara, CA, United States.
What seniority level is this role?
Marvell Semiconductor targets principal-level candidates for this position.
Is this full-time or contract?
Full-time for this Hardware & Silicon Validation Senior Principal Engineer role at Marvell Semiconductor.

Similar positions

Marvell Semiconductor
Senior Principal Test Engineer
Marvell Semiconductor · Santa Clara, CA
Marvell Semiconductor
Principal Test Engineer
Marvell Semiconductor · Santa Clara, CA, United States
Marvell Semiconductor
Principal Test Engineer
Marvell Semiconductor · Santa Clara, CA, United States
Marvell Semiconductor
Principal Test Engineer
Marvell Semiconductor · Santa Clara, CA
Marvell Semiconductor
Principal Application Engineer
Marvell Semiconductor · Santa Clara, CA