Lead the performance visibility efforts for next-generation AI accelerator systems at a cutting-edge startup.
Posted by employer 7 months ago
First seen on Joblaze 22 hours ago
Last verified on the company career page 22 hours ago
What you'll build
Must have
Nice to have
Not disclosed in this posting: compensation, years of experience, visa sponsorship.
Benefits
Joblaze summary
The Head of Inference Performance Visibility at Etched is responsible for defining performance metrics across complex AI accelerator systems, focusing on the interplay between hardware and software. This role requires expertise in systems programming, particularly in C++ or Rust, and involves creating scalable telemetry and analysis frameworks that correlate performance events across distributed environments. Ideal candidates will have a strong background in building observability systems and experience with high-performance computing. Etched emphasizes a collaborative culture where engineering and research intersect, fostering a hands-on approach to innovation.
Joblaze insights
Quick facts
From the original posting
About Etched
Etched is building hardware for frontier intelligence. We co-design chips, racks, software, and manufacturing to deliver best-in-class throughput and latency across both prefill and decode workloads. Our first products are heavily focused on inference. Backed by hundreds of millions from top-tier investors and staffed by leading engineers, Etched is redefining the infrastructure layer for the fastest growing industry in history.
Job Summary
We are hiring a Head of Performance Visibility to define how performance is understood across next-generation AI accelerator systems.
Our ML accelerator platform spans custom silicon, supercomputing software, compiler stacks, runtime libraries, and distributed inference environments. Performance at this scale is no longer a device-level question — it is a high-performance distributed system problem. You will define the performance metrics that connect raw hardware signals to distributed workload context, ML cluster dynamics, pod communication patterns, and emergent bottlenecks.
This role requires more than telemetry. You will establish new abstractions, structured counter ontologies, cross-layer event correlation frameworks, distributed time-alignment strategies, and scalable reasoning systems operating across nodes, racks, and clusters. Working at the intersection of hardware design, driver architecture, runtime systems, and ML infrastructure, you will shape how these layers expose and consume performance intelligence. This is a foundational role defining not just tooling, but how our platform reasons about efficiency, scalability, and system behavior for years to come.
Key Responsibilities besides Mentorship and Leadership
System-Level Performance Design
Define the architectural approach for collecting and structuring telemetry across CPUs, drivers, interconnects, and multiple accelerators
Design scalable models for correlating performance events across device and host boundaries
Cross-Layer Event Correlation
Develop mechanisms to align hardware counters, runtime activity, communication phases, and workload semantics across model-layer execution into coherent, actionable insight
Implement time synchronization and trace-alignment strategies across multi-device systems
Telemetry & Counter Modeling
Define structured counter taxonomies separating base signals from derived metrics
Design derived performance models bridging low-level hardware signals and workload-level behavior
Influence instrumentation strategy for future hardware generations
Distributed Performance Reasoning
Build tools that identify bottlenecks among multi-accelerator workloads across chips within hosts
Build cluster-scale performance analysis for distributed inference across data center networks
Tooling & Insight Delivery
Contribute to analysis engines and developer-facing tooling that transform raw telemetry into intuitive insight
Shape how performance intelligence is surfaced to engineers debugging large-scale AI systems
You may be a good fit if you have
Deep experience building complex systems at the intersection of hardware and software
Personally envisioned and built significant portions of profiling, tracing, or observability systems — not solely defined requirements or product strategy
Demonstrated ability to translate raw hardware signals into scalable, production-grade telemetry and analysis infrastructure
Experience correlating time-series events across distributed systems
Deep systems programming expertise (C++ or Rust), with a track record of shipping low-level infrastructure operating close to hardware or runtime systems
Experience designing distributed correlation mechanisms, timestamp-alignment strategies, or performance modeling frameworks across multiple devices or hosts
Experience designing distributed tracing or observability platforms at scale
Experience with high-performance computing systems and large AI training clusters
Experience with timestamp synchronization strategies and event alignment in distributed environments
Experience with hardware counter design and instrumentation strategy
Experience with performance modeling for large-scale ML workloads
Experience leading cross-functional architectural initiatives spanning hardware and software teams
Benefits
Medical, dental, and vision packages with generous premium coverage
$500 per month credit for waiving medical benefits
Housing subsidy of $2.5k per month for those living within walking distance of the office
Daily lunch and dinner in our office
Unlimited compute budget subject to ROI justification
Standard company text repeated across Etched's postings is omitted here.