← Back to results

Lead Analog SerDes Architect/Design Engineer

Location
US, California, Santa Clara
Compensation
Not disclosed
Level
lead
Type
full time

Posted by employer 9 months ago

First seen on Joblaze 1 week ago

Last verified on the company career page 1 hour ago

Apply at Intel → Save job Scanned from intel.com

Not disclosed in this posting: compensation, years of experience, work arrangement, visa sponsorship.

Joblaze summary

In this role, the Lead Analog SerDes Architect/Design Engineer is responsible for designing and implementing high-performance analog and mixed-signal circuits, focusing on SerDes technology. Proficiency in circuit design, simulation tools, and a strong understanding of signal integrity are essential for success. This position is ideal for experienced engineers with a background in analog design and a passion for innovation in semiconductor technology. Intel's commitment to cutting-edge advancements makes this an exciting opportunity for those looking to make a significant impact.

Joblaze insights

Quick facts

What seniority level is this role?
Intel targets lead candidates for this position.
Is this full-time or contract?
Full-time for this Lead Analog SerDes Architect/Design Engineer role at Intel.

Similar positions

Intel
Principal SerDes Architect
Intel · US, California, Santa Clara
Intel
EDA Design Flow Development Engineer
Intel · US, California, Santa Clara
Intel
Senior Design Verification Engineer
Intel · US, California, Santa Clara