Direct from source · No middlemen
4 open positions · Updated 1 week ago
Showing 4 of 4 positions
Search with filters →Join SpaceX as an FPGA/ASIC Design Engineer to develop cutting-edge chips for the Starlink network, enhancing global connectivity.
Join SpaceX as a Sr. RTL Design Engineer to develop cutting-edge ASICs for the Starlink network, enhancing global connectivity.