joblaze

Direct from source · No middlemen

Systemverilog Jobs in Usa

1 open positions · Updated 3 hours ago

Average salary: 160k–225k/yr

Showing 1 of 1 positions

Search with filters →

Lead ASIC Design Verification Engineer (Starshield Satellite Engineering) Visa

Python UVM SystemVerilog

USA

$160k–$225k/yr

Published 8 hours ago Apply →

Related searches

systemverilog Remote systemverilog in London systemverilog in New York systemverilog in San Francisco systemverilog in Berlin systemverilog in Amsterdam Python in Usa Ruby On Rails in Usa React in Usa Devops in Usa Machine Learning in Usa Golang in Usa