Join Graphcore as a Senior Post Silicon Validation Engineer to validate cutting-edge AI chips and lead a collaborative engineering team.
Posted by employer 10 months ago
First seen on Joblaze 1 day ago
Last verified on the company career page 1 day ago
Skills & Technologies
What you'll build
- Plan, design, develop and debug silicon validation tests
- Deploy silicon validation tests on first silicon
- Develop automated test framework and regression test suites
- Collaborate closely with engineers from many other disciplines
- Analyse test results and identify failures
Must have
- Strong experience in Bare metal / embedded C/C++
- Good knowledge of digital ASICs
- Experience of the post-silicon validation process
- Excellent communication skills
- Excellent problem-solving and analytical skills
Nice to have
- Driver level experience with PCIe
- Good knowledge of mixed-signal building blocks
- Experience of Arm CPUs and debug tools
- Understanding of ML applications
- Experience in Characterization and Failure Analysis
Not disclosed in this posting: years of experience, visa sponsorship.
Benefits
Joblaze summary
In this role, the Senior Post Silicon Validation Engineer focuses on validating high-performance AI chips and platforms, ensuring they function correctly after manufacturing. Key skills include expertise in bare metal C/C++, digital ASICs, and Python for developing automated test frameworks. This position is suited for experienced engineers who are self-motivated team players, capable of collaborating across disciplines to troubleshoot complex issues. The role is part of a cross-functional team within a company recognized for its innovative AI computing technologies.
Joblaze insights
- Listed yesterday — first seen on Joblaze October 9, 2026. Last confirmed on Graphcore's careers page October 9, 2026.
- Salary band is below the typical range for AI/ML roles (median ~$190,000).
- Starts above 20% of 206 comparable senior ai/ml roles in United States that list Python we track (median $182,000 across 69 companies). See Python salary trends
- Python appears in 52.8% of 551 comparable senior ai/ml roles in United States; I2C appears in 0.2% of 551 comparable senior ai/ml roles in United States.
Quick facts
- Is the Senior Post Silicon Validation Engineer (Bringup) role remote?
- No — this is an on-site role in Austin, Texas, United States.
- What's the salary range?
- Graphcore lists $156,500–$211,700 for this role.
- Where is the role based?
- Graphcore is hiring for this position in Austin, Texas, United States.
- What's the tech stack?
- Joblaze extracted these technologies from the posting: AMBA, ARM, C++, DDR, Emulator, Ethernet.
- What seniority level is this role?
- Graphcore targets senior candidates for this position.
- Is this full-time or contract?
- Full-time for this Senior Post Silicon Validation Engineer (Bringup) role at Graphcore.
From the original posting
Senior Post Silicon Validation Engineer (Bringup)
Salary $156,500 - $211,700 + Phantom Equity + Benefits
Graphcore is a globally recognised leader in Artificial Intelligence computing systems. The company designs advanced semiconductors and data centre hardware that provide the specialised processing power needed to drive AI innovation, while delivering the efficiency required to support its broader adoption.
As part of the SoftBank Group, Graphcore is a member of an elite family of companies responsible for some of the world’s most transformative technologies. We are opening a new AI Engineering Campus in Austin which will play a central role in Graphcore's work building the future of AI computing.
We are looking to hire Post-Silicon Validation Engineers to join our collaborative, cross-functional development team validating cutting edge, high performance AI chips and platforms. You will play a critical role in supporting new product introductions and post-silicon validation. Working within the Post-Silicon Validation team, you will be involved with bringing first silicon to life, functionally validating it and working closely with many other teams to help it become a fully characterised and working product, reporting project status/progress to program management on a regular basis. You will have the opportunity to, and be responsible for, leading, mentoring, and providing technical guidance to other engineering team members. In this role, you can leverage your experience and industry knowledge to architect and drive implementation of continuous improvements to test infrastructure and processes.
The Post-Silicon Validation team sits within the Architecture and Validation team, we are responsible for validation of new silicon when it returns from manufacture, enabling and supporting the production SW and FW teams to bring up their software and also supporting the Silicon Characterisation team.
Responsibilities and Duties
- Plan, design, develop and debug silicon validation tests in bare metal C/C++ on FPGA/Emulator prior to first silicon
- Deploy silicon validation tests on first silicon and debugging them
- Develop automated test framework and regression test suites in Python to optimize validation efficiency
- Collaborate closely with engineers from many other disciplines on a variety of topics
- Work with Validation and Production Test engineering peers to implement best practices and continuous improvements to test methodologies
- Analyse test results, identify and debug failures/defects
- Contribute to shared test and validation infrastructure
- Provide feedback to architects
Essential skills:
- Strong experience in Bare metal / embedded C/C++
- Good knowledge of digital ASICs
- Be highly motivated, a self starter, and a team player
- Ability to work across teams and programming languages to find root causes of deep and complex issues
- Experience of the post-silicon validation process applied in digital ASIC environments
- Python, Linux
- Excellent communication skills and the ability to collaborate with others to solve problems
- Excellent problem-solving, analytical & diagnostic skills
Desirable skills:
- Driver level experience with one or more of the following is highly desirable:
- PCIe
- Ethernet
- Memory technologies (LPDDR, DDR, HBM, …)
- Other peripherals such as I2C, I3C, SPI, …
- Good knowledge of mixed-signal building blocks such as PLLs, high speed PHYs and IC control/communication protocols is highly desirable
- Experience of Arm CPUs, System IP and debug tools
- Experience of AMBA protocols
- Understanding of ML applications and their workloads
- Experience in Characterization, Failure Analysis, Test Development, Statistical analysis, and Customer Support
Benefits:
In addition to a competitive salary, Graphcore offers a competitive benefits package. We welcome people of different backgrounds and experiences; we’re committed to building an inclusive work environment that makes Graphcore a great home for everyone. We offer an equal opportunity process and understand that there are visible and invisible differences in all of us. We can provide a flexible approach to interview and encourage you to chat to us if you require any reasonable adjustments.
Similar positions
Explore more