joblaze

Direct from source · No middlemen

Fpga Jobs

86 open positions · Updated 1 month ago

Average salary: 176.6k–245.9k/yr

Showing 20 of 86 positions

Search with filters →

FPGA Engineer (Starshield) Visa

SpaceX Hawthorne, CA $120k–$170k/yr Published 4 months ago

TCP C++ Ethernet 802.3 Verilog Xilinx SoC FPGA

Apply →

FPGA/ASIC Design Engineer (Silicon Engineering) Visa

Join SpaceX as an FPGA/ASIC Design Engineer to develop cutting-edge chips for the Starlink network, enhancing global connectivity.

SpaceX Redmond, WA $125k–$175k/yr Published 1 week ago

C++ Xilinx Vivado Verilog DSP HDL simulators

Flexible on stack

Apply →

RTL Design Engineer (Silicon Engineering) Visa

SpaceX Irvine, CA $125k–$175k/yr Published 2 months ago

APB Verilog AHB DSP Python

Apply →

Sr. FPGA Engineer (Starshield) Visa

SpaceX Hawthorne, CA $160k–$225k/yr Published 4 months ago

C++ Verilog DSP FPGA SystemVerilog

Apply →

Staff Kernel Optimzation Engineer

Cerebras Systems Remote, California, United States Published 3 months ago

C++ PyTorch TensorFlow Python

Apply →

Lead RTL Design Engineer Remote

Cerebras Systems Sunnyvale, CA $175k–$275k/yr Published 6 months ago

PCIe RDMA RTL ASIC Python

Apply →

Principal ASIC Design Engineer (Starshield)

SpaceX Palo Alto, CA $210k–$295k/yr Published 1 month ago

Xilinx Vivado Verilog IES Altera Quartus II Spyglass

Apply →

Principal ASIC Design Engineer (Starshield) Visa

SpaceX Hawthorne, CA $200k–$285k/yr Published 2 months ago

Xilinx Vivado Verilog IES Altera Quartus II Spyglass

Apply →

Principal ASIC Design Engineer (Starshield) Visa

SpaceX Irvine, CA $200k–$285k/yr Published 2 months ago

Xilinx Vivado Verilog IES Altera Quartus II Spyglass

Apply →

Sr. ASIC Design Engineer (Starshield)

SpaceX Irvine, CA $160k–$225k/yr Published 2 months ago

Xilinx Vivado Verilog IES Altera Quartus II Spyglass

Apply →

Sr. ASIC Design Engineer (Starshield)

SpaceX Hawthorne, CA $160k–$225k/yr Published 2 months ago

Xilinx Vivado Verilog IES Altera Quartus II Spyglass

Apply →

Sr. ASIC Design Engineer (Starshield)

SpaceX Palo Alto, CA $170k–$235k/yr Published 1 month ago

Xilinx Vivado Verilog IES Altera Quartus II Spyglass

Apply →

Sr. Technical Staff Remote

Cerebras Systems Sunnyvale, CA $250k–$275k/yr Published 3 weeks ago

Hardware Bring-up & Debug CPRI Test Automation Interlaken High Speed Interfaces

Apply →

Principal ASIC Design Verification Engineer (Starshield) Visa

SpaceX Irvine, CA $200k–$285k/yr Published 2 months ago

Python UVM SystemVerilog MATLAB

Apply →

Kernel Engineer

Cerebras Systems Bengaluru, Karnataka, India Published 7 months ago

C++ PyTorch TensorFlow low-level systems programming parallel algorithms

Apply →

Principal ASIC Design Verification Engineer (Starshield) Visa

SpaceX Hawthorne, CA $200k–$285k/yr Published 2 months ago

Python UVM SystemVerilog MATLAB

Apply →

Principal ASIC Design Verification Engineer (Starshield) Visa

SpaceX Palo Alto, CA $210k–$295k/yr Published 1 month ago

Python UVM SystemVerilog MATLAB

Apply →

Kernel Engineer

Cerebras Systems Sunnyvale CA or Toronto Canada Published 3 months ago

C++ Machine Learning PyTorch TensorFlow Neural Networks

Apply →

LLM Inference Performance & Evals Engineer

Cerebras Systems Toronto, Ontario, Canada Published 10 months ago

C++ Triton LLVM AI/ML linear-attention

Apply →

Sr. ASIC Design Verification Engineer (Starshield) Visa

SpaceX Irvine, CA $160k–$225k/yr Published 2 months ago

Python UVM SystemVerilog MATLAB

Apply →

Page 1 of 5