Dsp Jobs in Hawthorne

11 open positions · Updated 1 month ago

Average salary: 160.9k–227.3k/yr

Showing 11 of 11 positions

Search with filters →

Sr. DSP Engineer (Starshield) Visa

SpaceX Hawthorne, CA $160k–$225k/yr Published 4 months ago

C++ RF sensing Python GNU Radio Digital Signal Processing

Apply →

FPGA Engineer (Starshield) Visa

SpaceX Hawthorne, CA $120k–$170k/yr Published 3 months ago

TCP C++ Ethernet 802.3 Verilog Xilinx SoC FPGA

Apply →

Sr. FPGA Engineer (Starshield) Visa

SpaceX Hawthorne, CA $160k–$225k/yr Published 3 months ago

C++ Verilog DSP FPGA SystemVerilog

Apply →

Principal RF Software Engineer (Starshield) Visa

SpaceX Hawthorne, CA $200k–$285k/yr Published 4 months ago

C++ RF thermal chambers Vector Signal Generators Network Analyzers

Apply →

RF Engineer (Starshield) Visa

SpaceX Hawthorne, CA $125k–$175k/yr Published 4 months ago

Spectrum Analyzer ADS RF engineering HFSS C/C++

Apply →

RF Software Engineer (Starshield)

SpaceX Hawthorne, CA $125k–$175k/yr Published 1 month ago

C++ RF thermal chambers Vector Signal Generators Network Analyzers

Apply →

Principal ASIC Design Verification Engineer (Starshield) Visa

SpaceX Hawthorne, CA $200k–$285k/yr Published 1 month ago

Python UVM SystemVerilog MATLAB

Apply →

Sr. ASIC Design Verification Engineer (Starshield) Visa

SpaceX Hawthorne, CA $160k–$225k/yr Published 1 month ago

Python UVM SystemVerilog MATLAB

Apply →

Principal RF Engineer (Starshield) Visa

Join SpaceX as a Principal RF Engineer to drive RF system designs for national security using advanced satellite technology.

SpaceX Hawthorne, CA $200k–$285k/yr Published 1 week ago

Spectrum Analyzer ADS RF engineering HFSS antenna theory

Flexible on stack

Apply →

Sr. RF Engineer (Starshield) Visa

SpaceX Hawthorne, CA $160k–$225k/yr Published 1 month ago

Spectrum Analyzer ADS RF engineering HFSS C/C++

Apply →

Lead ASIC Design Verification Engineer (Starshield Satellite Engineering) Visa

SpaceX Hawthorne, CA $160k–$225k/yr Published 4 weeks ago

Python UVM SystemVerilog

Apply →