joblaze

Direct from source · No middlemen

Ipv6 Jobs in New York

10393 open positions · Updated 1 month ago

Average salary: 140.3k–192.5k/yr

Showing 20 of 10393 positions

Search with filters →

Software Engineer (Starlink) Remote Visa

SpaceX Redmond, WA $125k–$175k/yr Published 1 month ago

C++ IPv6 DHCP OSPF BGP

Apply →

Wireless Systems Engineer (Starlink Mobile) Visa

SpaceX Sunnyvale, CA $135k–$185k/yr Published 2 weeks ago

C++ 3GPP Python MATLAB

Apply →

Sr. ASIC DFT Engineer (Silicon) Visa

Join SpaceX as a Sr. ASIC DFT Engineer to develop next-generation ASICs for the Starlink network, enhancing global connectivity.

SpaceX Irvine, CA $125k–$175k/yr Published 3 days ago

C++ automated test equipment ASICs Siemens Tessent DFT

Flexible on stack

Apply →

Sr. ASIC DFT Engineer (Silicon) Visa

Join SpaceX as a Sr. ASIC DFT Engineer to develop next-generation ASICs for the Starlink network, enhancing global connectivity.

SpaceX Sunnyvale, CA $135k–$185k/yr Published 3 days ago

C++ automated test equipment ASICs Siemens Tessent DFT

Flexible on stack

Apply →

Sr. ASIC DFT Engineer (Silicon) Visa

Join SpaceX as a Sr. ASIC DFT Engineer to develop next-generation ASICs for the Starlink network, enabling global connectivity.

SpaceX Austin, TX Published 3 days ago

C++ automated test equipment ASICs Siemens Tessent DFT

Flexible on stack

Apply →

Network Software Integration Engineer (Starlink) Remote Visa

SpaceX Redmond, WA $125k–$175k/yr Published 2 months ago

C++ Oscilloscopes electrical power equipment spectrum analyzers bash

Apply →

Physical Design Engineer II (Silicon Engineering) Visa

SpaceX Irvine, CA $145k–$175k/yr Published 1 month ago

FinFET RTL Makefile ASIC Python

Apply →

Physical Design Engineer II (Silicon Engineering) Visa

SpaceX Austin, TX Published 1 month ago

FinFET EDA RTL Makefile ASIC

Apply →

Physical Design Engineer II (Silicon Engineering) Visa

SpaceX Sunnyvale, CA $155k–$185k/yr Published 1 month ago

FinFET EDA Makefile ASIC Python

Apply →

Design Verification Engineer (Silicon Engineering) Visa

Join SpaceX as a Design Verification Engineer to develop cutting-edge ASICs for the Starlink network.

SpaceX Redmond, WA $125k–$175k/yr Published 1 week ago

Python UVM SystemVerilog MATLAB

Flexible on stack

Apply →

Design Verification Engineer (Silicon Engineering) Visa

Join SpaceX as a Design Verification Engineer to develop cutting-edge ASICs for the Starlink network.

SpaceX Irvine, CA $125k–$175k/yr Published 1 week ago

Python UVM SystemVerilog MATLAB

Flexible on stack

Apply →

Design Verification Engineer (Silicon Engineering) Visa

Join SpaceX as a Design Verification Engineer to develop cutting-edge ASICs for the Starlink network.

SpaceX Sunnyvale, CA $135k–$180k/yr Published 1 week ago

Python UVM SystemVerilog MATLAB

Flexible on stack

Apply →

Design Verification Engineer (Silicon Engineering) Visa

Join SpaceX as a Design Verification Engineer to develop cutting-edge ASICs for the Starlink network.

SpaceX Austin, TX Published 1 week ago

Python UVM SystemVerilog MATLAB

Flexible on stack

Apply →

Principal DFT Engineer (Silicon Engineering) Visa

SpaceX Sunnyvale, CA $210k–$295k/yr Published 3 months ago

C++ Verilog Siemens Tessent UPF RTL

Apply →

Principal DFT Engineer (Silicon Engineering) Visa

Lead the implementation and optimization of DFT architectures for next-generation ASICs at SpaceX.

SpaceX Austin, TX Published 1 week ago

C++ Verilog Siemens Tessent ATE RTL

Flexible on stack

Apply →

Principal DFT Engineer (Silicon Engineering) Visa

Join SpaceX as a Principal DFT Engineer to lead the development of next-generation ASICs for the Starlink network.

SpaceX Irvine, CA $200k–$285k/yr Published 1 week ago

C++ Verilog Siemens Tessent RTL DFT

Flexible on stack

Apply →

Network Automation Engineer (Starshield) Visa

SpaceX Hawthorne, CA $120k–$170k/yr Published 3 months ago

TCP Grafana Shell IPv6 Prometheus

Apply →

FPGA/ASIC Design Engineer (Silicon Engineering) Visa

Join SpaceX as an FPGA/ASIC Design Engineer to develop cutting-edge chips for the Starlink network, enhancing global connectivity.

SpaceX Redmond, WA $125k–$175k/yr Published 1 week ago

C++ Xilinx Vivado Verilog DSP HDL simulators

Flexible on stack

Apply →

RTL Design Engineer (Silicon Engineering) Visa

SpaceX Irvine, CA $125k–$175k/yr Published 2 months ago

APB Verilog AHB DSP Python

Apply →

Sr. Signal and Power Integrity Engineer, Satellites (Starlink) Remote Visa

SpaceX Redmond, WA $135k–$195k/yr Published 4 months ago

C++ DDR4 ADS Physics DSP

Apply →

Page 1 of 520