joblaze

Direct from source · No middlemen

Lead Uvm Jobs

1 open positions · Updated 3 hours ago

Average salary: 160k–225k/yr

Showing 1 of 1 positions

Search with filters →

Lead ASIC Design Verification Engineer (Starshield Satellite Engineering) Visa

Python UVM SystemVerilog

USA

$160k–$225k/yr

Published 8 hours ago Apply →

Related searches

uvm Remote uvm in London uvm in New York uvm in San Francisco uvm in Berlin uvm in Amsterdam Python Ruby On Rails React Devops Machine Learning Golang