joblaze

Direct from source · No middlemen

UVM Jobs in San Francisco

7 open positions · Updated 1 week ago

Average salary (USD/year): 236.5k–384.5k/yr
7 roles Intern 3, Mid 3, Senior 1 2–5 yrs experience San Francisco +2 more Full-time, Internship newest 1 week ago
Also hiring: SystemVerilog TCL FPGA Verilog Vivado Xilinx

Showing 7 of 7 positions

Search with filters →
Anthropic
Research Engineer, Chip Design RL Hybrid Visa

Join Anthropic as a Research Engineer to advance AI models' silicon design capabilities within a collaborative team.

Anthropic San Francisco, CA $500k–$850k/yr Published 1 week ago
EDA RTL FPGA reinforcement learning ASIC
Flexible on stack
Apply →
Astranis
FPGA Associate (Summer 2027)

Join Astranis as an FPGA Associate to work on hardware development for advanced satellite systems.

Astranis San Francisco $1.9k–$1.9k/wk Published 1 month ago
Verilog Xilinx Vivado FPGA UVM
Flexible on stack
Apply →
Astranis
FPGA Intern (Winter 2027)

Join Astranis as an FPGA Intern to work on hardware development for advanced satellite technology.

Astranis San Francisco $29–$29/hr Published 1 month ago
Verilog Xilinx Vivado FPGA UVM
Flexible on stack
Apply →
Astranis
FPGA Intern (Summer 2027) Visa

Join Astranis as an FPGA Intern to work on hardware development for advanced satellite technology.

Astranis San Francisco $29–$29/hr Published 1 month ago
Verilog Vivado IDE Xilinx FPGA UVM
Flexible on stack
Apply →
Astranis
Senior FPGA Engineer Visa

Join Astranis as a Senior FPGA Engineer to design and verify RTL for advanced satellite systems.

Astranis San Francisco $175k–$240k/yr Published 2 years ago
C++ Verilog C DSP Vivado
Flexible on stack
Apply →
Neuralink
Digital Verification Engineer

Join Neuralink as a Digital Verification Engineer to impact the future of brain-computer interfaces.

Neuralink South San Francisco, California, United States $131k–$243k/yr Published 2 months ago
ARM Unix Makefile Python UVM
Flexible on stack
Apply →
Astranis
FPGA Engineer Visa

Join Astranis as an FPGA Engineer to design and verify high-performance systems for advanced satellites.

Astranis San Francisco $140k–$205k/yr Published 2 years ago
RF Verilog Vivado IDE DSP DAC
Flexible on stack
Apply →

Related searches

UVM Remote UVM in London UVM in New York UVM in Berlin UVM in Amsterdam Python in San Francisco Ruby On Rails in San Francisco React in San Francisco Devops in San Francisco Machine Learning in San Francisco Golang in San Francisco Typescript in San Francisco