joblaze

Direct from source · No middlemen

Senior Eda Tools Jobs

12 open positions · Updated 3 months ago

Average salary: 155k–227.5k/yr

Showing 12 of 12 positions

Search with filters →

Sr. ASIC Design Engineer (Starshield)

SpaceX Hawthorne, CA $160k–$225k/yr Published 3 months ago

Xilinx Vivado Verilog IES Altera Quartus II Spyglass

Apply →

Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering) Visa

Join SpaceX as a Sr. SOC/ASIC Physical Design Engineer to develop cutting-edge silicon for space and ground infrastructures.

SpaceX Irvine, CA $160k–$220k/yr Published 2 months ago

FinFET bash ASIC Python Perl

Flexible on stack

Apply →

Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering) Visa

Join SpaceX as a Sr. SOC/ASIC Physical Design Engineer to develop cutting-edge silicon for space and ground infrastructures.

SpaceX Sunnyvale, CA $170k–$230k/yr Published 2 months ago

FinFET bash ASIC Python Perl

Flexible on stack

Apply →

Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering) Visa

Join SpaceX as a Sr. SOC/ASIC Physical Design Engineer to develop cutting-edge silicon for space and ground infrastructures.

SpaceX Austin, TX Published 2 months ago

FinFET Scripting ASIC EDA tools physical design

Apply →

Sr. RFIC Layout Designer (Starshield Silicon) Visa

Join SpaceX as a Sr. RFIC Layout Designer to work on advanced silicon projects supporting U.S. National Security.

SpaceX Hawthorne, CA $140k–$205k/yr Published 2 weeks ago

Analog EDA RFIC Python Perl

Apply →

Sr. RTL Design Engineer (Silicon Engineering) Visa

Join SpaceX as a Sr. RTL Design Engineer to develop cutting-edge ASICs for the Starlink network, enabling global connectivity.

SpaceX Irvine, CA $160k–$225k/yr Published 2 months ago

Verilog ASIC Python System Verilog SoC

Flexible on stack

Apply →

Sr. RTL Design Engineer (Silicon Engineering) Visa

SpaceX Austin, TX Published 4 months ago

Verilog AHB ASIC Python System Verilog

Apply →

Sr. RTL Design Engineer (Silicon Engineering) Visa

Join SpaceX as a Sr. RTL Design Engineer to develop cutting-edge ASICs for the Starlink network, enhancing global connectivity.

SpaceX Redmond, WA $160k–$225k/yr Published 2 months ago

Verilog ASIC Python System Verilog SoC

Flexible on stack

Apply →

Sr. RTL Design Engineer (Silicon Engineering) Visa

Join SpaceX as a Sr. RTL Design Engineer to develop cutting-edge ASICs for the Starlink network, enabling global connectivity.

SpaceX Sunnyvale, CA $170k–$235k/yr Published 2 months ago

Verilog ASIC Python System Verilog SoC

Flexible on stack

Apply →

Sr. RFIC Layout Designer (RFIC Engineering) Remote Visa

Join SpaceX as a Sr. RFIC Layout Designer to work on advanced silicon projects for Starlink's global broadband internet system.

SpaceX Redmond, WA $140k–$235k/yr Published 1 week ago

Analog EDA RFIC Python Perl

Flexible on stack

Apply →

Sr. RFIC Layout Designer (RFIC Engineering) Visa

Join SpaceX as a Sr. RFIC Layout Designer to work on advanced silicon projects for Starlink's global broadband internet system.

SpaceX Palo Alto, CA $150k–$245k/yr Published 1 week ago

Analog EDA RFIC Python Perl

Flexible on stack

Apply →

Sr. RFIC Layout Designer (RFIC Engineering) Visa

Join SpaceX as a Sr. RFIC Layout Designer to work on advanced silicon projects for Starlink's global broadband internet system.

SpaceX Irvine, CA $140k–$230k/yr Published 1 week ago

Analog EDA RFIC Python Perl

Flexible on stack

Apply →