Join Etched as a PCB Layout Engineer to design high-performance data center products using Cadence Allegro tools.
Posted by employer 1 year ago
First seen on Joblaze 1 day ago
Last verified on the company career page 1 day ago
Skills & Technologies
What you'll build
Must have
Nice to have
Requirements
Not disclosed in this posting: compensation, visa sponsorship.
Benefits
Joblaze summary
The PCB Layout Engineer at Etched is responsible for designing and optimizing high-speed printed circuit boards, focusing on advanced applications like 100G signaling and complex HDI stack-ups. Proficiency in Cadence Allegro and a strong background in high-speed digital design, power distribution, and thermal management are essential for this role. This position is well-suited for experienced engineers with a decade of relevant experience, particularly those familiar with data center hardware. Etched emphasizes collaboration across engineering disciplines, fostering a hands-on environment for its technical staff.
Joblaze insights
Quick facts
From the original posting
Job Summary
We’re seeking a skilled PCB Layout Engineer to join our dynamic team and contribute to our high-performance data center products. As a PCB Layout Engineer at Etched, you will play a crucial role in designing and optimizing printed circuit boards (PCBs) using Cadence Allegro PCB design tools. Your primary focus will be on high-speed signaling, including 100G applications, power distribution, large BGA ball-map breakouts and complex HDI PCB stack-ups for high-performance data center products. Your expertise will ensure that our products meet the highest standards of performance, reliability, and efficiency.
Key Responsibilities
Lead the design and optimization of high-speed PCB layouts using Cadence Allegro, tailored for 100G signaling. Implement strategies for impedance matching, trace routing, and crosstalk mitigation, resulting in robust designs that meet the stringent performance demands of modern data centers.
Develop and implement power distribution networks for cutting-edge data center hardware. Design power planes, decoupling strategies, and thermal management solutions to support high-performance systems, ensuring reliability and efficiency under heavy operational loads.
Manage the design of complex High-Density Interconnect (HDI) PCB stack-ups for multi-layer boards. Integrate blind/buried vias and microvias to meet the advanced technological requirements of data center systems, enhancing signal integrity and achieving compact form factors.
Collaborate with electrical and mechanical engineering teams to integrate PCB designs within the overall system architecture. Provide key input during design reviews to optimize performance, ensure manufacturability, and align with system-level objectives in a data center environment.
You maybe a good fit if you
Have a Bachelor’s degree in Electrical Engineering, Electronics Engineering, or a related field. Advanced degrees or certifications are a plus.
Are equipped with 10 years of experience in PCB layout design with a focus on high-speed signaling, power distribution, and HDI stack-ups, ideally for high-performance data center products.
Demonstrate proficiency in Cadence Allegro PCB design tools
Command in-depth knowledge of high-speed digital design principles, including signal integrity and impedance control.
Have Experience with complex HDI PCB design and manufacturing processes.
Understand power distribution network design and thermal management techniques, particularly for data center applications.
Are excellent at problem-solving skills and attention to detail.
We encourage you to apply even if you do not believe you meet every single qualification.
Benefits
Medical, dental, and vision packages with generous premium coverage
$500 per month credit for waiving medical benefits
Housing subsidy of $2,500 per month for those living within walking distance of the office
Daily lunch + dinner in our office
Unlimited compute budget subject to ROI justification
Standard company text repeated across Etched's postings is omitted here.