Joblaze summary

The Analog IC Layout Engineer at Neuralink focuses on designing advanced layouts for mixed-signal and analog circuits, including amplifiers and data converters, to enhance the performance of brain-computer interfaces. Proficiency in FinFET technologies and experience with layout automation and physical verification are essential for this role. This position is ideal for engineers with a solid background in analog IC design and a passion for innovative technology. Neuralink's small, agile team fosters collaboration across disciplines, pushing the boundaries of silicon technology.

Joblaze insights

Listed about a month ago — first seen on Joblaze September 3, 2026. Last confirmed on Neuralink's careers page October 27, 2026.
Salary band is below the typical range for comparable tech roles (median ~$129,582).
Starts above 7% of 374 comparable mid other roles that list Python we track (median $110,000 across 73 companies). See Python salary trends
Python appears in 15.8% of 4866 comparable mid other roles; FinFET appears in 0.1% of 4866 comparable mid other roles.

Quick facts

What's the salary range?: Neuralink lists $83,000–$139,000 for this role.
How much experience is required?: At least 2 years of relevant experience for this Analog IC Layout Engineer role.
What's the tech stack?: Joblaze extracted these technologies from the posting: Analog Circuits, C/C++, FinFET, Mixed Signal Circuits, Python, SKILL.
What seniority level is this role?: Neuralink targets mid-level candidates for this position.
Is this full-time or contract?: Full-time for this Analog IC Layout Engineer role at Neuralink.

From the original posting

About Neuralink:

Team Description:

The Brain Interfaces Soc Department delivers chip architecture and silicon implementation of neural recording and stimulation system-on-chip (SoC) for high-bandwidth brain-computer interfaces. We have crafted a team of exceptional engineers whose mission is to push the frontiers of what is possible today and define the future.

Job Description and Responsibilities:

We are looking for experienced and hands-on engineers with a creative and initiative mindset, who are interested in exploring the next-generation chip design with advanced architectures and hardware accelerators with a goal of enhancing the energy efficiency, information entropy, and scalability of our wireless brain-computer interfaces towards the physical limit of silicon technology. The ideal candidates are energetic people who get excited about building things, are highly analytical, and enjoy tackling new problems. You will have the opportunity to collaborate closely with chip designers, electrical engineers, algorithms engineers, and software engineers on a small, agile team. As an Analog IC Layout Engineer, your responsibilities will include:

Crafting state-of-the-art layouts for mixed-signal and analog circuits

Amplifiers
Filters
Switched capacitor circuits
Oscillators
Data converters
Power management circuits

Reviewing layout floorplans and analyzing high-fidelity circuits with circuit engineers
Physical verification of custom IC mask layouts (LVS, DRC, ERC)

Required Qualifications:

Bachelor of Science in Computer Engineering or related field
2+ years of experience in analog and mixed-signal IC layout design
1+ year experience with FinFET technologies
Ability to identify the best approach to solving problems

Preferred Qualifications:

Programming/scripting knowledge in SKILL, TCL, Shell, C/C++, and/or Python
Proven expertise in implementing analog and mixed-signal layout designs, achieving tight matching, low noise, and low power consumption
Understanding on failure-prone circuit and layout structures
Experience with analog DFM standards
Experience with layout P-cell design and implementation
Experience with layout automation

Expected Compensation:

Base Salary Range:

$83,000—$139,000 USD

What We Offer:

Standard company text repeated across Neuralink's postings is omitted here.

Analog IC Layout Engineer

Similar positions