joblaze

Sign in Create alert

← Back to jobs

Verilog

15 jobs tagged Verilog

Median salary: $160,000 7% remote Top hiring: SpaceX, Palantir, Northwood Space

Verilog jobs — quick facts

How many Verilog jobs are available?: 15 active Verilog roles sourced directly from company career pages, updated daily on Joblaze.
What is the median salary for Verilog jobs?: The median advertised salary for Verilog roles on Joblaze is about $160,000 per year.
Which companies are hiring for Verilog?: Companies currently hiring Verilog include SpaceX, Palantir, Northwood Space.
Are Verilog jobs remote?: 7% of active Verilog roles on Joblaze offer remote work.

Senior FPGA Engineer Visa

Join Northwood as a Senior FPGA Engineer to design and implement cutting-edge space communication systems.

Northwood Space Torrance, CA $160k–$275k/yr Published 2 weeks ago

C++ Verilog DSP Rust FPGA

Flexible on stack

American Tech Fellowship Remote

Join the American Tech Fellowship to gain skills in deploying AI software and explore opportunities for full-time roles at Palantir.

Palantir North America Published 1 year ago

TypeScript C++ Labview JavaScript Verilog

Flexible on stack

FPGA/ASIC Design Engineer (Silicon Engineering) Visa

Join SpaceX as an FPGA/ASIC Design Engineer to develop cutting-edge chips for the Starlink network, enhancing global connectivity.

SpaceX Redmond, WA $125k–$175k/yr Published 2 months ago

C++ Xilinx Vivado Verilog DSP HDL simulators

Flexible on stack

Principal DFT Engineer (Silicon Engineering) Visa

Join SpaceX as a Principal DFT Engineer to lead the development of next-generation ASICs for the Starlink network.

SpaceX Irvine, CA $200k–$285k/yr Published 2 months ago

C++ Verilog Siemens Tessent RTL DFT

Flexible on stack

Sr. RTL Design Engineer (Silicon Engineering) Visa

Join SpaceX as a Sr. RTL Design Engineer to develop cutting-edge ASICs for the Starlink network, enhancing global connectivity.

SpaceX Redmond, WA $160k–$225k/yr Published 2 months ago

Verilog ASIC Python System Verilog SoC

Flexible on stack

Principal DFT Engineer (Silicon Engineering) Visa

Lead the implementation and optimization of DFT architectures for next-generation ASICs at SpaceX.

SpaceX Austin, TX Published 2 months ago

C++ Verilog Siemens Tessent ATE RTL

Flexible on stack

Sr. RTL Design Engineer (Silicon Engineering) Visa

Join SpaceX as a Sr. RTL Design Engineer to develop cutting-edge ASICs for the Starlink network, enabling global connectivity.

SpaceX Sunnyvale, CA $170k–$235k/yr Published 2 months ago

Verilog ASIC Python System Verilog SoC

Flexible on stack

Sr. RTL Design Engineer (Silicon Engineering) Visa

Join SpaceX as a Sr. RTL Design Engineer to develop cutting-edge ASICs for the Starlink network, enabling global connectivity.

SpaceX Irvine, CA $160k–$225k/yr Published 2 months ago

Verilog ASIC Python System Verilog SoC

Flexible on stack

Manager, ASIC Design Engineering (Starshield Silicon) Visa

SpaceX Hawthorne, CA $190k–$245k/yr Published 2 months ago

Xilinx Vivado Verilog IES Altera Quartus II Spyglass

Sr. FPGA Engineer (Starshield) Visa

SpaceX Hawthorne, CA $160k–$225k/yr Published 5 months ago

C++ Verilog DSP FPGA SystemVerilog

Principal DFT Engineer (Silicon Engineering) Visa

SpaceX Sunnyvale, CA $210k–$295k/yr Published 5 months ago

C++ Verilog Siemens Tessent UPF RTL

Sr. RTL Design Engineer (Silicon Engineering) Visa

SpaceX Austin, TX Published 4 months ago

Verilog AHB ASIC Python System Verilog

Sr. ASIC Design Engineer (Starshield)

SpaceX Hawthorne, CA $160k–$225k/yr Published 3 months ago

Xilinx Vivado Verilog IES Altera Quartus II Spyglass

RTL Design Engineer (Silicon Engineering) Visa

SpaceX Irvine, CA $125k–$175k/yr Published 4 months ago

APB Verilog AHB DSP Python

Principal ASIC Design Engineer (Starshield) Visa

SpaceX Hawthorne, CA $200k–$285k/yr Published 3 months ago

Xilinx Vivado Verilog IES Altera Quartus II Spyglass