joblaze

Sign in Create alert

← Back to jobs

System Verilog

17 jobs tagged System Verilog

Sr. RTL Design Engineer (Silicon Engineering) Visa

Verilog AHB ASIC Python System Verilog

USA

Published 1 month ago Apply →

Principal ASIC Design Engineer (Silicon Engineering) Visa

Xilinx Vivado Verilog IES Altera Quartus II Spyglass

USA

$210k–$295k/yr

Published 3 months ago Apply →

Principal ASIC Design Engineer (Starshield)

Xilinx Vivado Verilog IES Altera Quartus II Spyglass

USA

$210k–$295k/yr

Published 1 week ago Apply →

Sr. RTL Design Engineer (Silicon Engineering) Visa

Xilinx Vivado Verilog IES Altera Quartus II Spyglass

USA

$170k–$235k/yr

Published 1 month ago Apply →

Sr. RTL Design Engineer (Silicon Engineering) Visa

Verilog ASIC Python System Verilog SoC

USA

$160k–$225k/yr

Published 1 month ago Apply →

Sr. ASIC Design Engineer (Silicon Engineering) Visa

Verilog AHB ASIC Python System Verilog

USA

$160k–$225k/yr

Published 1 month ago Apply →

Principal ASIC Design Engineer (Starshield) Visa

Xilinx Vivado Verilog IES Altera Quartus II Spyglass

USA

$200k–$285k/yr

Published 1 week ago Apply →

Sr. ASIC Design Engineer (Starshield)

Xilinx Vivado Verilog IES Altera Quartus II Spyglass

USA

$160k–$225k/yr

Published 1 week ago Apply →

Principal ASIC Design Engineer (Silicon Engineering) Visa

Xilinx Vivado Verilog IES Altera Quartus II Spyglass

USA

$200k–$285k/yr

Published 3 months ago Apply →

Sr. Full Chip Physical Design Engineer (Silicon Engineering) Visa

Verilog FinFET EDA Makefile DFT

USA

$170k–$235k/yr

Published 3 months ago Apply →

Principal ASIC Design Engineer (Silicon Engineering) Visa

Xilinx Vivado Verilog IES Altera Quartus II Spyglass

USA

$200k–$285k/yr

Published 3 months ago Apply →

Sr. ASIC Design Engineer (Silicon Engineering) Visa

Quartus II Xilinx Vivado Verilog AHB IES

USA

$160k–$225k/yr

Published 3 months ago Apply →

Sr. ASIC Design Engineer (Starshield)

Xilinx Vivado Verilog IES Altera Quartus II Spyglass

USA

$170k–$235k/yr

Published 1 week ago Apply →

Sr. ASIC Design Engineer (Silicon Engineering) Visa

Xilinx Vivado Verilog IES Altera Quartus II Spyglass

USA

$170k–$235k/yr

Published 3 months ago Apply →

Senior/Staff- Engineer: Post Silicon- Bring Up Remote

Cerebras Systems

C++ Verilog CI/CD Git Python

Bangalore, India

$175k–$275k/yr

Indexed 1 day ago Apply →

Director of Engineering Remote

Cerebras Systems

Verilog Microsoft Excel Confluence Microsoft Project AI/ML

Sunnyvale, CA, USA

$310k–$330k/yr

Indexed 1 day ago Apply →

Senior/Staff Engineer : Post Silicon- Bring Up Remote

Cerebras Systems

C++ Verilog CI/CD Git AI/ML

Sunnyvale, California, USA

$175k–$275k/yr

Indexed 1 day ago Apply →