"fpga" Jobs

79 open tech roles matching “fpga”, taken straight from company career pages — not reposted from other job boards. Most in demand right now: Python, C/C++, Electrical Engineering. Every listing is re-checked daily and closed roles are removed.

Showing 20 of 79 results

FPGA/ASIC Design Engineer (Silicon Engineering) Visa

Join SpaceX as an FPGA/ASIC Design Engineer to develop cutting-edge chips for the Starlink network, enhancing global connectivity.

SpaceX Redmond, WA $125k–$175k/yr Published 3 months ago

C++ Xilinx Vivado Verilog DSP HDL simulators

Flexible on stack

Apply →

RTL Design Engineer (Silicon Engineering) Visa

SpaceX Irvine, CA $125k–$175k/yr Published 5 months ago

APB Verilog AHB DSP Python

Apply →

Principal ASIC Design Engineer (Starshield) Visa

SpaceX Hawthorne, CA $200k–$285k/yr Published 4 months ago

Xilinx Vivado Verilog IES Altera Quartus II Spyglass

Apply →

Sr. ASIC Design Engineer (Starshield)

SpaceX Hawthorne, CA $160k–$225k/yr Published 4 months ago

Xilinx Vivado Verilog IES Altera Quartus II Spyglass

Apply →

New Graduate Engineer, Silicon Engineering Visa

Join SpaceX as a New Graduate Engineer in Silicon Engineering, working on next-gen silicon for the Starlink program.

SpaceX Palo Alto, CA $135k–$175k/yr Published 1 week ago

ADS Verilog HFSS RTL Momentum

Flexible on stack

Apply →

New Graduate Engineer, Silicon Engineering Visa

Join SpaceX as a New Graduate Engineer in Silicon Engineering to develop next-generation silicon for the Starlink program.

SpaceX Redmond, WA $125k–$165k/yr Published 1 week ago

ADS Verilog DSP HFSS RTL

Flexible on stack

Apply →

New Graduate Engineer, Silicon Engineering Visa

Join SpaceX as a New Graduate Engineer in Silicon Engineering to develop next-generation silicon for the Starlink program.

SpaceX Irvine, CA $125k–$160k/yr Published 1 week ago

ADS Verilog HFSS RTL Momentum

Flexible on stack

Apply →

Manager, ASIC Design Engineering (Starshield Silicon) Visa

SpaceX Hawthorne, CA $190k–$245k/yr Published 3 months ago

Xilinx Vivado Verilog IES Altera Quartus II Spyglass

Apply →

Principal Design Verification Engineer (Silicon Engineering) Visa

Join SpaceX as a Principal Design Verification Engineer to develop cutting-edge ASICs for the Starlink network.

SpaceX Austin, TX Published 3 months ago

FPGA ASIC VMM Python UVM

Flexible on stack

Apply →

Principal Design Verification Engineer (Silicon Engineering) Visa

Join SpaceX as a Principal Design Verification Engineer to develop cutting-edge ASICs for the Starlink network.

SpaceX Redmond, WA $210k–$300k/yr Published 3 months ago

FPGA ASIC VMM Python UVM

Flexible on stack

Apply →

Principal Design Verification Engineer (Silicon Engineering) Visa

Join SpaceX as a Principal Design Verification Engineer to develop cutting-edge ASICs for the Starlink network.

SpaceX Irvine, CA $210k–$300k/yr Published 3 months ago

FPGA ASIC VMM Python UVM

Flexible on stack

Apply →

Principal Design Verification Engineer (Silicon Engineering) Visa

Join SpaceX as a Principal Design Verification Engineer to develop cutting-edge ASICs for the Starlink network.

SpaceX Palo Alto, CA $210k–$310k/yr Published 3 months ago

FPGA ASIC VMM Python UVM

Flexible on stack

Apply →

Sr. RF Silicon Software Engineer (RFIC Engineering) Visa

SpaceX Redmond, WA $160k–$225k/yr Published 5 months ago

C++ RF automation software embedded firmware RFIC

Apply →

RF Silicon Software Engineer (RFIC Engineering) Visa

SpaceX Redmond, WA $122.5k–$170k/yr Published 5 months ago

C++ RF PCB FPGA Windows

Apply →

RF Engineer (Starshield) Visa

Join SpaceX as an RF Engineer on the Starshield team, working on advanced RF systems for national security in a fast-paced environment.

SpaceX Hawthorne, CA $125k–$195k/yr Published 2 weeks ago

Spectrum Analyzer Hardware Engineering DSP RF engineering Software Engineering

Flexible on stack

Apply →

Sr. Technical Project Lead (Silicon Engineering) Visa

Lead complex silicon projects at SpaceX, developing cutting-edge ASICs for Starlink's global connectivity solutions.

SpaceX Redmond, WA $165k–$260k/yr Published 1 month ago

RF Design Project Management Silicon Engineering PCB FPGA

Apply →

Sr. Technical Project Lead (Silicon Engineering) Visa

Lead complex silicon projects at SpaceX, driving the development of next-generation ASICs for Starlink's global connectivity.

SpaceX Austin, TX Published 1 month ago

Project Management Digital ASIC Design Silicon Engineering PCB FPGA

Apply →

Sr. Technical Project Lead (Silicon Engineering) Visa

Lead complex silicon projects at SpaceX, developing next-generation ASICs for Starlink's global connectivity solutions.

SpaceX Palo Alto, CA $175k–$280k/yr Published 1 month ago

Project Management Digital ASIC Design Silicon Engineering PCB FPGA

Apply →

Sr. Technical Project Lead (Silicon Engineering) Visa

Lead complex silicon projects at SpaceX, developing next-generation ASICs for the Starlink network.

SpaceX Irvine, CA $165k–$260k/yr Published 1 month ago

RF Design Project Management Silicon Engineering PCB FPGA

Apply →

RF Software Engineer (Starshield)

SpaceX Hawthorne, CA $125k–$175k/yr Published 4 months ago

C++ RF thermal chambers Vector Signal Generators Network Analyzers

Apply →