← Back to results

RTL and Design Verification Engineer

Join a startup focused on reinventing chip design with a hands-on role in RTL and design verification.

Location
Palo Alto
Compensation
Not disclosed
Level
mid
Type
full time

Posted by employer 5 months ago

First seen on Joblaze 1 week ago

Last verified on the company career page 1 day ago

Skills & Technologies

Role intensity

70% hands-on coding

AI in the day-to-day

We are reinventing chip development and closing the loop between AI and the hardware that fuels it.

Not disclosed in this posting: compensation, years of experience, work arrangement, visa sponsorship.

Joblaze summary

In this role, the engineer focuses on designing algorithms and conducting large-scale experiments to enhance chip development processes. Proficiency in RTL and design verification is essential, along with a strong technical background in AI and hardware integration. This position is ideal for experienced professionals who thrive in a hands-on startup environment and are eager to tackle complex challenges alongside a team of elite engineers. Ricursive Intelligence is at the forefront of AI innovation, aiming to redefine the intersection of software and hardware.

Joblaze insights

Quick facts

What's the tech stack?
Joblaze extracted these technologies from the posting: RTL, design verification.
What seniority level is this role?
Ricursive Intelligence targets mid-level candidates for this position.
Is this full-time or contract?
Full-time for this RTL and Design Verification Engineer role at Ricursive Intelligence.

From the original posting

Ricursive Intelligence is a frontier AI lab building self-improving systems, starting with chip design. We are reinventing chip development and closing the loop between AI and the hardware that fuels it, recursively accelerating the path to artificial superintelligence. Backed by $335M from Sequoia, Lightspeed, DST, and NVIDIA Ventures, we are a small and fast-paced team where every hire shapes the work.

The company has unmatched talent density, including IMO, IPHO, and IOAA gold medalists, pioneers who made prior breakthroughs in chip design: AlphaChip (Nature 2021), ePlace (DAC Best Paper Nominee 2014), RL-CCD (DAC Best Paper 2023), INSTA (DAC Best Paper 2025), and C3PO (ASP-DAC Best Paper 2026), chip leads for Apple (iPhone, iPad, M1) and Google (TPU, OpenTitan), and top researchers and engineers from Anthropic, Google DeepMind, Stanford, and MIT.

We are hiring best-in-class engineers and researchers with real depth in RTL and design verification. You will tackle deeply technical, high-impact challenges alongside an elite team that has previously shipped frontier AI models and advanced chips. As a startup, everyone is hands-on; you will design algorithms, run large-scale experiments, and ship products that transform chip design.

Similar positions

Ricursive Intelligence
EDA Algorithm Engineer
Ricursive Intelligence · Palo Alto
Ricursive Intelligence
Software Engineer, Chip Design
Ricursive Intelligence · Palo Alto
Ricursive Intelligence
Chip Design Engineer
Ricursive Intelligence · Palo Alto
Ricursive Intelligence
General Application
Ricursive Intelligence · Palo Alto
Ricursive Intelligence
Ricursive at DAC 2026 — Introduce Yourself
Ricursive Intelligence · Palo Alto