joblaze

Showing 1 of 1 results

SpaceX
FPGA/ASIC Design Engineer (Silicon Engineering) Visa

Join SpaceX as an FPGA/ASIC Design Engineer to develop cutting-edge chips for the Starlink network, enhancing global connectivity.

SpaceX Redmond, WA $125k–$175k/yr Published 1 month ago
C++ Xilinx Vivado Verilog DSP HDL simulators
Flexible on stack
Apply →

Related searches

Xilinx Vivado Xilinx Vivado Remote Senior Xilinx Vivado Junior Xilinx Vivado Xilinx Vivado in London Xilinx Vivado in New York C++ in Redmond Xilinx Vivado in Redmond Verilog in Redmond