"fpga socs" Jobs

11 open tech roles matching “fpga socs”, taken straight from company career pages — not reposted from other job boards. Most in demand right now: Python, DSP, Verilog. Every listing is re-checked daily and closed roles are removed.

Showing 11 of 11 results

FPGA Engineer Remote Visa

Join Northwood Space as an FPGA Engineer to design and develop advanced communication systems for satellite missions.

Northwood Space Torrance, CA $100k–$160k/yr Published 2 weeks ago

C++ Verilog DSP FPGA SoCs Rust

Flexible on stack

Apply →

FPGA/ASIC Design Engineer (Silicon Engineering) Visa

Join SpaceX as an FPGA/ASIC Design Engineer to develop cutting-edge chips for the Starlink network, enhancing global connectivity.

SpaceX Redmond, WA $125k–$175k/yr Published 3 months ago

C++ Xilinx Vivado Verilog DSP HDL simulators

Flexible on stack

Apply →

RTL Design Engineer (Silicon Engineering) Visa

SpaceX Irvine, CA $125k–$175k/yr Published 5 months ago

APB Verilog AHB DSP Python

Apply →

New Graduate Engineer, Silicon Engineering Visa

Join SpaceX as a New Graduate Engineer in Silicon Engineering to develop next-generation silicon for the Starlink program.

SpaceX Redmond, WA $125k–$165k/yr Published 1 week ago

ADS Verilog DSP HFSS RTL

Flexible on stack

Apply →

New Graduate Engineer, Silicon Engineering Visa

Join SpaceX as a New Graduate Engineer in Silicon Engineering, working on next-gen silicon for the Starlink program.

SpaceX Palo Alto, CA $135k–$175k/yr Published 1 week ago

ADS Verilog HFSS RTL Momentum

Flexible on stack

Apply →

New Graduate Engineer, Silicon Engineering Visa

Join SpaceX as a New Graduate Engineer in Silicon Engineering to develop next-generation silicon for the Starlink program.

SpaceX Irvine, CA $125k–$160k/yr Published 1 week ago

ADS Verilog HFSS RTL Momentum

Flexible on stack

Apply →

Senior FPGA Engineer Visa

Join Northwood as a Senior FPGA Engineer to design and implement cutting-edge space communication systems.

Northwood Space Torrance, CA $160k–$275k/yr Published 1 month ago

C++ Verilog DSP Rust FPGA

Flexible on stack

Apply →

Staff Software Engineer - GenAI Performance and Kernel

Databricks San Francisco, California $190.9k–$232.8k/yr Published 10 months ago

Triton oneDNN CUTLASS CUDA NVProf

Apply →

Sr. SI/PI Engineer - Serdes, Satellites (Starlink) Visa

Join SpaceX as a Sr. SI/PI Engineer to lead signal and power integrity efforts for advanced satellite hardware in the Starlink project.

SpaceX Palo Alto, CA Published 1 month ago

C++ PCB DSP FPGA ASIC

Flexible on stack

Apply →

Research Engineer, Chip Design RL (Reinforcement Learning) Remote Visa

Join Anthropic as a Research Engineer to advance AI models' silicon design capabilities within a hybrid work environment.

Anthropic San Francisco, CA | New York City, NY $500k–$850k/yr Published 1 month ago

EDA RTL FPGA reinforcement learning ASIC

Flexible on stack

Apply →

Sr. Signal Integrity Engineer - Serdes, Satellites (Starlink) Visa

Join SpaceX as a Sr. Signal and Power Integrity Engineer to drive the development of advanced satellite hardware for Starlink.

SpaceX Palo Alto, CA Published 1 month ago

Thermal Engineering Power integrity PCB DSP RF engineering

Apply →