joblaze

Direct from source · No middlemen

Principal Fpga Jobs

14 open positions · Updated 2 weeks ago

Average salary: 202.1k–288.8k/yr

Showing 14 of 14 positions

Search with filters →

Principal ASIC Design Engineer (Starshield) Visa

SpaceX Irvine, CA $200k–$285k/yr Published 1 month ago

Xilinx Vivado Verilog IES Altera Quartus II Spyglass

Apply →

Principal ASIC Design Engineer (Starshield)

SpaceX Palo Alto, CA $210k–$295k/yr Published 1 month ago

Xilinx Vivado Verilog IES Altera Quartus II Spyglass

Apply →

Principal ASIC Design Engineer (Starshield) Visa

SpaceX Hawthorne, CA $200k–$285k/yr Published 1 month ago

Xilinx Vivado Verilog IES Altera Quartus II Spyglass

Apply →

Principal ASIC Design Verification Engineer (Starshield) Visa

SpaceX Irvine, CA $200k–$285k/yr Published 1 month ago

Python UVM SystemVerilog MATLAB

Apply →

Principal ASIC Design Verification Engineer (Starshield) Visa

SpaceX Hawthorne, CA $200k–$285k/yr Published 1 month ago

Python UVM SystemVerilog MATLAB

Apply →

Principal ASIC Design Verification Engineer (Starshield) Visa

SpaceX Palo Alto, CA $210k–$295k/yr Published 1 month ago

Python UVM SystemVerilog MATLAB

Apply →

Principal Design Verification Engineer (Silicon Engineering) Visa

Join SpaceX as a Principal Design Verification Engineer to develop cutting-edge ASICs for the Starlink network.

SpaceX USA Published 1 day ago

FPGA ASIC VMM Python UVM

Flexible on stack

Apply →

Principal Design Verification Engineer (Silicon Engineering) Visa

Join SpaceX as a Principal Design Verification Engineer to develop cutting-edge ASICs for the Starlink network.

SpaceX USA $210k–$300k/yr Published 1 day ago

FPGA ASIC VMM Python UVM

Flexible on stack

Apply →

Principal Design Verification Engineer (Silicon Engineering) Visa

Join SpaceX as a Principal Design Verification Engineer to develop cutting-edge ASICs for the Starlink network.

SpaceX USA $210k–$310k/yr Published 1 day ago

FPGA ASIC VMM Python UVM

Flexible on stack

Apply →

Principal Design Verification Engineer (Silicon Engineering) Visa

Join SpaceX as a Principal Design Verification Engineer to develop cutting-edge ASICs for the Starlink network.

SpaceX USA $210k–$300k/yr Published 1 day ago

FPGA ASIC VMM Python UVM

Flexible on stack

Apply →

Principal RF Engineer (Starshield) Visa

Join SpaceX as a Principal RF Engineer to drive RF system designs for national security using advanced satellite technology.

SpaceX USA $200k–$285k/yr Published 1 day ago

Spectrum Analyzer ADS RF engineering HFSS antenna theory

Flexible on stack

Apply →

Principal RF Software Engineer (Starshield) Visa

SpaceX Hawthorne, CA $200k–$285k/yr Published 4 months ago

C++ RF thermal chambers Vector Signal Generators Network Analyzers

Apply →

Principal Electrical Design Engineer, Gateways & Customer Hardware (Starlink) Visa

SpaceX Bastrop, TX Published 4 months ago

DRAM power supply components Analog to Digital Converters FPGAs Computer Engineering

Apply →

Principal Electrical Engineer, Satellites (Starlink) Remote Visa

SpaceX Redmond, WA $175k–$255k/yr Published 2 months ago

C++ DRAM power supply components Analog to Digital Converters FPGAs

Apply →