Direct from source · No middlemen

Verilog Jobs in Irvine

3 open positions · Updated 3 months ago

Average salary: 161.7k–228.3k/yr

Showing 3 of 3 positions

Search with filters →
SpaceX

Join SpaceX as a Sr. RTL Design Engineer to develop cutting-edge ASICs for the Starlink network, enabling global connectivity.

SpaceX Irvine, CA $160k–$225k/yr Published 2 months ago
Flexible on stack
SpaceX

Join SpaceX as a Principal DFT Engineer to lead the development of next-generation ASICs for the Starlink network.

SpaceX Irvine, CA $200k–$285k/yr Published 2 months ago
Flexible on stack