Verilog Jobs in Irvine

6 open positions · Updated 4 weeks ago

Average salary (USD/year): 155k–225k/yr

6 roles Intern 2, Junior 1, Mid 1, Principal 1, Senior 1 0–10 yrs experience Flexible - Any SpaceX Site, Irvine, CA Full-time, Internship newest 4 weeks ago

Also hiring: Python VHDL ASIC C++ Perl SystemVerilog

Showing 6 of 6 positions

Search with filters →

New Graduate Engineer, Silicon Engineering Visa

Join SpaceX as a New Graduate Engineer in Silicon Engineering to develop next-generation silicon for the Starlink program.

SpaceX Irvine, CA $125k–$160k/yr Published 4 weeks ago

ADS Verilog HFSS RTL Momentum

Flexible on stack

Apply →

Summer 2027 Silicon Engineering Internship/Co-op Visa

Join SpaceX as a silicon engineering intern to work on custom silicon and hardware for space applications.

SpaceX Flexible - Any SpaceX Site $30–$40/hr Published 1 month ago

C++ Verilog ANSYS COMSOL SPICE

Flexible on stack

Apply →

Spring 2027 Silicon Engineering Internship/Co-op Visa

Join SpaceX as a silicon engineering intern to work on cutting-edge chip design and development for space applications.

SpaceX Flexible - Any SpaceX Site $30–$40/hr Published 1 month ago

C++ Verilog ANSYS COMSOL SPICE

Flexible on stack

Apply →

Principal DFT Engineer (Silicon Engineering) Visa

Join SpaceX as a Principal DFT Engineer to lead the development of next-generation ASICs for the Starlink network.

SpaceX Irvine, CA $210k–$340k/yr Published 1 month ago

C++ Verilog Siemens Tessent DFT ASIC

Flexible on stack

Apply →

Sr. RTL Design Engineer (Silicon Engineering) Visa

Join SpaceX as a Sr. RTL Design Engineer to develop cutting-edge ASICs for the Starlink network, enabling global connectivity.

SpaceX Irvine, CA $160k–$225k/yr Published 3 months ago

Verilog ASIC Python System Verilog SoC

Flexible on stack

Apply →

RTL Design Engineer (Silicon Engineering) Visa

SpaceX Irvine, CA $125k–$175k/yr Published 5 months ago

APB Verilog AHB DSP Python

Apply →