Verilog Jobs in San Francisco

8 open positions · Updated 1 month ago

Average salary (USD/year): 135.3k–212.8k/yr

8 roles Intern 4, Mid 3, Senior 1 2–5 yrs experience Austin, Texas, United States; South San Francisco, California, United States, San Francisco Full-time, Internship newest 1 month ago

Also hiring: SystemVerilog FPGA TCL UVM Xilinx Vivado

Showing 8 of 8 positions

Search with filters →

FPGA Associate (Summer 2027)

Join Astranis as an FPGA Associate to work on hardware development for advanced satellite systems.

Astranis San Francisco $1.9k–$1.9k/wk Published 1 month ago

Verilog Xilinx Vivado FPGA UVM

Flexible on stack

Apply →

FPGA Intern (Summer 2027) Visa

Join Astranis as an FPGA Intern to work on hardware development for advanced satellite technology.

Astranis San Francisco $29–$29/hr Published 1 month ago

Verilog Vivado IDE Xilinx FPGA UVM

Flexible on stack

Apply →

FPGA Associate (Winter 2027)

Join Astranis as an FPGA Associate to work on hardware development for advanced satellite technology.

Astranis San Francisco $1.9k–$1.9k/wk Published 1 month ago

Verilog Vivado IDE Xilinx FPGA TCL

Flexible on stack

Apply →

FPGA Intern (Winter 2027)

Join Astranis as an FPGA Intern to work on hardware development for advanced satellite technology.

Astranis San Francisco $29–$29/hr Published 1 month ago

Verilog Xilinx Vivado FPGA UVM

Flexible on stack

Apply →

Senior FPGA Engineer Visa

Join Astranis as a Senior FPGA Engineer to design and verify RTL for advanced satellite systems.

Astranis San Francisco $175k–$240k/yr Published 2 years ago

C++ Verilog C DSP Vivado

Flexible on stack

Apply →

Electrical Engineer, Compute Architecture

Join Neuralink as an Electrical Engineer to design and oversee custom electronics systems for innovative healthcare solutions.

Neuralink Austin, Texas, United States; South San Francisco, California, United States $105k–$175.5k/yr Published 5 months ago

PCIe MIPI Verilog LVDS SLVS-EC

Flexible on stack

Apply →

Signal Processing Engineer

Join Neuralink as a Signal Processing Engineer to develop advanced DSP algorithms for brain-computer interface devices.

Neuralink Austin, Texas, United States; South San Francisco, California, United States $121k–$230.5k/yr Published 6 months ago

Verilog C Signal Processing Python VHDL

Flexible on stack

Apply →

FPGA Engineer Visa

Join Astranis as an FPGA Engineer to design and verify high-performance systems for advanced satellites.

Astranis San Francisco $140k–$205k/yr Published 2 years ago

RF Verilog Vivado IDE DSP DAC

Flexible on stack

Apply →