"asics" Jobs

223 open tech roles matching “asics”, taken straight from company career pages — not reposted from other job boards. Every listing is re-checked daily and closed roles are removed.

No "asics" jobs in Amsterdam right now — showing "asics" jobs in all locations.

Showing 20 of 223 results

Director of ASIC Design Verification

SambaNova San Jose, California, United States Published 1 month ago

Apply →

ASIC/SOC DFT Engineer (Silicon Engineering) Visa

Join SpaceX as an ASIC/SOC DFT Engineer to develop cutting-edge ASICs for the Starlink network, enabling global connectivity.

SpaceX Palo Alto, CA $135k–$175k/yr Published 2 months ago

Verilog UPF RTL DFT ASIC

Flexible on stack

Apply →

ASIC/SOC DFT Engineer (Silicon Engineering) Visa

Join SpaceX as an ASIC/SOC DFT Engineer to develop cutting-edge ASICs for the Starlink network.

SpaceX Austin, TX Published 2 months ago

Verilog RTL DFT bash ASIC

Flexible on stack

Apply →

Staff Silicon Verification Engineer - Bengaluru

Join Graphcore as a Staff Silicon Verification Engineer in Bengaluru, contributing to the future of AI computing.

Graphcore Bengaluru, India Published 1 month ago

C++ JavaScript LLVM Git SGE

Apply →

Director of ASIC Design

Positron AI Austin, TX Published 2 months ago

Apply →

ASIC Design Engineer (Silicon Engineering) Visa

Join SpaceX as an ASIC Design Engineer to develop cutting-edge FPGAs and ASICs for the Starlink broadband internet system.

SpaceX Palo Alto, CA $135k–$175k/yr Published 3 days ago

C++ Xilinx Vivado Verilog DSP HDL simulators

Flexible on stack

Apply →

Summer 2027 Silicon Engineering Internship/Co-op Visa

Join SpaceX as a silicon engineering intern to work on custom silicon and hardware for space applications.

SpaceX Flexible - Any SpaceX Site $30–$40/hr Published 2 months ago

C++ Verilog ANSYS COMSOL SPICE

Flexible on stack

Apply →

Post Silicon Validation Engineer

Join Graphcore as a Post Silicon Validation Engineer to validate cutting-edge AI chips and mentor a collaborative engineering team.

Graphcore Bristol, UK Published 11 months ago

PCIe C++ ARM LPDDR FPGA

Flexible on stack

Apply →

DV Intern

Join Etched as a Design Verification intern to validate custom IPs for cutting-edge AI hardware in a collaborative environment.

Etched San Jose Published 8 months ago

ASIC Python UVM SystemVerilog SoC

Flexible on stack

Apply →

Mechanical / Thermal Intern

Join Etched as a Mechanical/Thermal Intern to work on innovative hardware for frontier intelligence.

Etched San Jose Published 8 months ago

Mechanical Engineering Thermal Engineering

Apply →

Sr. ASIC Design Engineer (Silicon Engineering) Visa

Join SpaceX as a Sr. ASIC Design Engineer to develop cutting-edge ASICs for space and ground infrastructures.

SpaceX Irvine, CA $165k–$265k/yr Published 1 week ago

Verilog ASIC Python System Verilog SoC

Flexible on stack

Apply →

Embedded Software Engineer

Own the accelerator software for cutting-edge chips at a frontier AI startup in San Jose.

Etched San Jose Published 4 months ago

PCIe DRAM DMA Firmware UART

Flexible on stack

Apply →

Backend Engineer

Join Lilt as a Backend Engineer to build real-time translation services for high-stakes conversations.

Lilt Washington D.C. Published 1 week ago

TypeScript GraphQL gRPC Java WebSockets

Flexible on stack 70% coding

Apply →

Spring 2027 Silicon Engineering Internship/Co-op Visa

Join SpaceX as a silicon engineering intern to work on cutting-edge chip design and development for space applications.

SpaceX Flexible - Any SpaceX Site $30–$40/hr Published 2 months ago

C++ Verilog ANSYS COMSOL SPICE

Flexible on stack

Apply →

Architecture ASIC Engineer

Marvell Semiconductor Cordoba, Argentina Published 3 months ago

Apply →

Senior ASIC Package Design Engineer

Join K2 Space as a Senior ASIC Package Design Engineer to implement advanced ASIC package architecture for high-performance satellites.

K2 Space Seattle, WA $180k–$260k/yr Published 3 weeks ago

SIWave FC-BGA ADS MCM HFSS

Flexible on stack

Apply →

Sr. ASIC Design Verification Engineer (Silicon Engineering) Visa

Join SpaceX as a Sr. ASIC Design Verification Engineer to develop cutting-edge ASICs for the Starlink network.

SpaceX Irvine, CA $165k–$260k/yr Published 3 months ago

ASIC VMM Python UVM OVM

Flexible on stack

Apply →

Sr. ASIC Design Verification Engineer (Silicon Engineering) Visa

Join SpaceX as a Sr. ASIC Design Verification Engineer to develop cutting-edge ASICs for the Starlink network.

SpaceX Palo Alto, CA $175k–$280k/yr Published 3 months ago

ASIC VMM Python UVM OVM

Flexible on stack

Apply →

Sr. ASIC Design Verification Engineer (Silicon Engineering) Visa

Join SpaceX as a Sr. ASIC Design Verification Engineer to develop cutting-edge ASICs for the Starlink network.

SpaceX Austin, TX Published 3 months ago

ASIC VMM Python UVM OVM

Flexible on stack

Apply →

Sr. ASIC Design Verification Engineer (Silicon Engineering) Visa

Join SpaceX as a Sr. ASIC Design Verification Engineer to develop cutting-edge ASICs for the Starlink network.

SpaceX Redmond, WA $165k–$260k/yr Published 3 months ago

ASIC VMM Python UVM OVM

Flexible on stack

Apply →