"rtl" Jobs

8 open tech roles matching “rtl”, taken straight from company career pages — not reposted from other job boards. Most in demand right now: ASIC, Python, UVM. Every listing is re-checked daily and closed roles are removed.

Showing 8 of 8 results

Sr. RTL Design Engineer (Silicon Engineering) Visa

SpaceX Austin, TX Published 5 months ago

Verilog AHB ASIC Python System Verilog

Apply →

Principal DFT Engineer (Silicon Engineering) Visa

Lead the implementation and optimization of DFT architectures for next-generation ASICs at SpaceX.

SpaceX Austin, TX Published 3 weeks ago

C++ Verilog Siemens Tessent UPF DFT

Flexible on stack

Apply →

ASIC/SOC DFT Engineer (Silicon Engineering) Visa

Join SpaceX as an ASIC/SOC DFT Engineer to develop cutting-edge ASICs for the Starlink network.

SpaceX Austin, TX Published 2 weeks ago

Verilog RTL DFT bash ASIC

Flexible on stack

Apply →

Design Verification Engineer (Silicon Engineering) Visa

Join SpaceX as a Design Verification Engineer to develop cutting-edge ASICs for the Starlink network.

SpaceX Austin, TX Published 1 month ago

Python UVM SystemVerilog MATLAB

Flexible on stack

Apply →

Sr. ASIC Design Verification Engineer (Silicon Engineering) Visa

Join SpaceX as a Sr. ASIC Design Verification Engineer to develop cutting-edge ASICs for the Starlink network.

SpaceX Austin, TX Published 1 month ago

ASIC VMM Python UVM OVM

Flexible on stack

Apply →

Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering) Visa

Join SpaceX as a Sr. SOC/ASIC Physical Design Engineer to develop cutting-edge silicon for space and ground infrastructures.

SpaceX Austin, TX Published 2 months ago

FinFET Scripting ASIC EDA tools physical design

Apply →

Physical Design Engineer II (Silicon Engineering) Visa

SpaceX Austin, TX Published 3 months ago

FinFET EDA RTL Makefile ASIC

Apply →

Principal Design Verification Engineer (Silicon Engineering) Visa

Join SpaceX as a Principal Design Verification Engineer to develop cutting-edge ASICs for the Starlink network.

SpaceX Austin, TX Published 3 months ago

FPGA ASIC VMM Python UVM

Flexible on stack

Apply →