"chip level packaging" Jobs
276 open tech roles matching “chip level packaging”, taken straight from company career pages — not reposted from other job boards. Every listing is re-checked daily and closed roles are removed.
Showing 20 of 276 results
Join K2 Space as a SerDes Characterization & Post-Silicon Validation Engineer to validate high-speed interfaces in cutting-edge satellite technology.
Join SpaceX as a Sr. ASIC Design Engineer to develop cutting-edge ASICs for space and ground infrastructures.
Join SpaceX as a Sr. ASIC Design Engineer to develop next-generation ASICs for the Starlink network.
Lead the compute strategy and partnerships at Ricursive Intelligence, a frontier AI lab focused on chip design.
Join SpaceX as an FPGA/ASIC Design Engineer to develop cutting-edge chips for the Starlink network.
Join K2 Space as a SerDes Characterization & Post-Silicon Validation Engineer to validate high-speed interfaces in cutting-edge satellite technology.
Lead the architecture and operational model for AI supercomputing systems at Etched, driving innovation in a fast-paced environment.
Join Skydio as a Senior Supplier Quality Engineer to ensure quality across camera supply chains for advanced drone technology.
Join SpaceX as an FPGA/ASIC Design Engineer to develop cutting-edge chips for the Starlink network.
Own the execution of hardware systems from concept through production deployment in a fast-paced AI environment.