"asics" Jobs

22 open tech roles matching “asics”, taken straight from company career pages — not reposted from other job boards. Most in demand right now: Python, ASIC, PCB. Every listing is re-checked daily and closed roles are removed.

Showing 20 of 22 results

ASIC/SOC DFT Engineer (Silicon Engineering) Visa

Join SpaceX as an ASIC/SOC DFT Engineer to develop cutting-edge ASICs for the Starlink network, enabling global connectivity.

SpaceX Palo Alto, CA $135k–$175k/yr Published 1 month ago

Verilog UPF RTL DFT ASIC

Flexible on stack

Apply →

Sr. ASIC DFT Engineer (Silicon) Visa

Join SpaceX as a Sr. ASIC DFT Engineer to develop next-generation ASICs for the Starlink network, enhancing global connectivity.

SpaceX Palo Alto, CA $135k–$185k/yr Published 4 months ago

C++ automated test equipment ASICs Siemens Tessent DFT

Flexible on stack

Apply →

Sr. ASIC Design Verification Engineer (Silicon Engineering) Visa

Join SpaceX as a Sr. ASIC Design Verification Engineer to develop cutting-edge ASICs for the Starlink network.

SpaceX Palo Alto, CA $175k–$280k/yr Published 2 months ago

ASIC VMM Python UVM OVM

Flexible on stack

Apply →

Sr. DSP Systems Engineer (Silicon Engineering) Visa

Join SpaceX as a Sr. DSP Systems Engineer to develop cutting-edge ASICs for satellite broadband systems.

SpaceX Palo Alto, CA $175k–$280k/yr Published 1 month ago

C++ RF MIMO FPGA ASIC

Flexible on stack

Apply →

Sr. SOC/ASIC Physical Design Engineer (Silicon Engineering) Visa

Join SpaceX as a Sr. SOC/ASIC Physical Design Engineer to develop cutting-edge silicon for space and ground infrastructures.

SpaceX Palo Alto, CA $170k–$230k/yr Published 4 months ago

FinFET bash ASIC Python Perl

Flexible on stack

Apply →

Sr. RTL Design Engineer (Silicon Engineering) Visa

Join SpaceX as a Sr. RTL Design Engineer to develop cutting-edge ASICs for the Starlink network, enabling global connectivity.

SpaceX Palo Alto, CA $170k–$235k/yr Published 4 months ago

Verilog ASIC Python System Verilog SoC

Flexible on stack

Apply →

Sr. Signal Integrity Engineer - Serdes, Satellites (Starlink) Visa

Join SpaceX as a Sr. Signal and Power Integrity Engineer to drive the development of advanced satellite hardware for Starlink.

SpaceX Palo Alto, CA Published 2 months ago

Thermal Engineering Power integrity PCB DSP RF engineering

Apply →

Sr. Technical Project Lead (Silicon Engineering) Visa

Lead complex silicon projects at SpaceX, developing next-generation ASICs for Starlink's global connectivity solutions.

SpaceX Palo Alto, CA $175k–$280k/yr Published 3 months ago

Project Management Digital ASIC Design Silicon Engineering PCB FPGA

Apply →

Sr. SI/PI Engineer - Serdes, Satellites (Starlink) Visa

Join SpaceX as a Sr. SI/PI Engineer to lead signal and power integrity efforts for advanced satellite hardware in the Starlink project.

SpaceX Palo Alto, CA Published 2 months ago

C++ PCB DSP FPGA ASIC

Flexible on stack

Apply →

Design Verification Engineer (Silicon Engineering) Visa

Join SpaceX as a Design Verification Engineer to develop cutting-edge ASICs for the Starlink network.

SpaceX Palo Alto, CA $135k–$210k/yr Published 2 months ago

Python UVM SystemVerilog MATLAB

Flexible on stack

Apply →

Principal Design Verification Engineer (Silicon Engineering) Visa

Join SpaceX as a Principal Design Verification Engineer to develop cutting-edge ASICs for the Starlink network.

SpaceX Palo Alto, CA $210k–$310k/yr Published 4 months ago

FPGA ASIC VMM Python UVM

Flexible on stack

Apply →

Physical Design Engineer (Silicon Engineering) Visa

Join SpaceX as a Physical Design Engineer to develop next-generation ASICs for the Starlink network.

SpaceX Palo Alto, CA $135k–$175k/yr Published 2 weeks ago

FinFET bash ASIC Python Perl

Flexible on stack

Apply →

Principal DFT Engineer (Silicon Engineering) Visa

Join SpaceX as a Principal DFT Engineer to develop next-generation ASICs for the Starlink network, enhancing global connectivity.

SpaceX Palo Alto, CA $220k–$355k/yr Published 2 months ago

C++ Verilog Siemens Tessent DFT ASIC

Flexible on stack

Apply →

Signal Integrity Engineer - Serdes, Satellites (Starlink) Visa

Join SpaceX as a Signal Integrity Engineer to drive the design and troubleshooting of advanced satellite hardware for Starlink.

SpaceX Palo Alto, CA $115k–$155k/yr Published 1 month ago

Thermal Engineering PCB DSP RF engineering C/C++

Flexible on stack

Apply →

Electrical Design Engineer, Satellites Payload (Starlink) Visa

Join SpaceX as an Electrical Design Engineer to develop high-reliability electronics for the Starlink satellite communication network.

SpaceX Palo Alto, CA $115k–$185k/yr Published 1 month ago

C++ RF PAM4 PCB Physics

Flexible on stack

Apply →

Sr. Full Chip Physical Verification Engineer (Silicon Engineering) Visa

SpaceX Palo Alto, CA $170k–$230k/yr Published 5 months ago

IC Validator Calibre Makefile ASIC Python

Apply →

Sr. Electrical Design Engineer, Satellites Payload (Starlink) Visa

Join SpaceX as a Sr. Electrical Design Engineer to develop high-reliability electronics for the Starlink satellite communication network.

SpaceX Palo Alto, CA Published 2 months ago

C++ RF PAM4 PCB Physics

Flexible on stack

Apply →

Sr. Hardware Design Engineer - Electrical, Satellites Payload (Starlink) Visa

Join SpaceX as a Sr. Hardware Design Engineer to develop high-reliability electronics for the Starlink satellite communication network.

SpaceX Palo Alto, CA Published 2 months ago

C++ RF PAM4 PCB Physics

Flexible on stack

Apply →

RFIC Layout Designer (RFIC Engineering) Visa

Join SpaceX as an RFIC Layout Designer to work on advanced silicon projects for the Starlink broadband internet system.

SpaceX Palo Alto, CA $115k–$155k/yr Published 2 months ago

Analog EDA RFIC Python Perl

Flexible on stack

Apply →

Sr. RFIC Layout Designer (RFIC Engineering) Visa

Join SpaceX as a Sr. RFIC Layout Designer to work on advanced silicon projects for Starlink's global broadband internet system.

SpaceX Palo Alto, CA $150k–$245k/yr Published 2 months ago

Analog EDA RFIC Python Perl

Flexible on stack

Apply →