Direct from source · No middlemen

Senior System Verilog Jobs

6 open positions · Updated 1 week ago

Average salary (USD/year): 162.5k–227.5k/yr
6 roles Senior 6 5–8 yrs experience Austin, TX +5 more Full-time newest 1 week ago

Showing 6 of 6 positions

Search with filters →
Ambiq

Drive the development of FPGA images for pre-silicon prototyping at Ambiq, focusing on energy-efficient semiconductor solutions.

Ambiq Singapore Published 2 months ago
Flexible on stack
SpaceX

Join SpaceX as a Sr. RTL Design Engineer to develop cutting-edge ASICs for the Starlink network, enabling global connectivity.

SpaceX Palo Alto, CA $170k–$235k/yr Published 3 months ago
Flexible on stack
SpaceX

Join SpaceX as a Sr. RTL Design Engineer to develop cutting-edge ASICs for the Starlink network, enabling global connectivity.

SpaceX Irvine, CA $160k–$225k/yr Published 3 months ago
Flexible on stack
SpaceX

Join SpaceX as a Sr. RTL Design Engineer to develop cutting-edge ASICs for the Starlink network, enhancing global connectivity.

SpaceX Redmond, WA $160k–$225k/yr Published 3 months ago
Flexible on stack