Direct from source · No middlemen

Verilog Jobs in Palo Alto

4 open positions · Updated 1 week ago

Average salary: 165k–235k/yr
4 roles Junior 1, Mid 1, Principal 1, Senior 1 1–10 yrs experience Palo Alto, CA Full-time newest 1 week ago

Showing 4 of 4 positions

Search with filters →
SpaceX

Join SpaceX as a New Graduate Engineer in Silicon Engineering, working on next-gen silicon for the Starlink program.

SpaceX Palo Alto, CA $135k–$175k/yr Published 1 week ago
Flexible on stack
SpaceX

Join SpaceX as an ASIC/SOC DFT Engineer to develop cutting-edge ASICs for the Starlink network, enabling global connectivity.

SpaceX Palo Alto, CA $135k–$175k/yr Published 2 weeks ago
Flexible on stack
SpaceX

Join SpaceX as a Principal DFT Engineer to develop next-generation ASICs for the Starlink network, enhancing global connectivity.

SpaceX Palo Alto, CA $220k–$355k/yr Published 3 weeks ago
Flexible on stack
SpaceX

Join SpaceX as a Sr. RTL Design Engineer to develop cutting-edge ASICs for the Starlink network, enabling global connectivity.

SpaceX Palo Alto, CA $170k–$235k/yr Published 3 months ago
Flexible on stack