Join Astranis as a Senior FPGA Engineer to design and verify RTL for advanced satellite systems.
Posted by employer 2 years ago
First seen on Joblaze 2 hours ago
Last verified on the company career page 2 hours ago
What you'll build
- Design RTL for high performance systems
- Work with multiple FPGAs and toolchains
- Interface FPGAs with high speed data converters
- Design and test radiation mitigation schemes
- Collaborate with DSP/radio algorithm designers
Must have
- Bachelor of Science degree in electrical engineering, computer science, or equivalent
- 5+ years of experience
- Strong proficiency with Verilog/SystemVerilog
- Experience in designing high throughput systems on FPGAs
Nice to have
- MS or PhD in computer engineering or equivalent
- Experience with Xilinx Ultrascale/Ultrascale+/Versal FPGAs
- Experience with digital communication theory
- Experience with space-based systems
Practical constraints
- U.S. Citizenship, Lawful Permanent Residency, or Refugee/Asylee Status Required
Requirements
- Experience
- 5+ years
- Education
- Bachelor's degree
- Visa
- Sponsorship available
Not disclosed in this posting: work arrangement.
Benefits
Joblaze summary
The Senior FPGA Engineer at Astranis focuses on designing, verifying, and testing RTL for FPGAs used in spacecraft and ground stations, collaborating closely with software and hardware teams. Key skills include proficiency in Verilog/SystemVerilog, experience with high-throughput systems, and familiarity with radiation mitigation techniques. This role is suited for experienced engineers with a strong background in hardware development and a passion for working in fast-paced environments. Astranis is a growing company with significant contracts and a diverse team of engineers.
Joblaze insights
- Listed today on Joblaze — tracked directly from Astranis's career page.
- Astranis has 90 other open roles including Senior Ground Station Systems Engineer, Electrical Test Supervisor , Propulsion Technician, Tube Bending.
- 1664 active C++ roles on Joblaze right now.
- 95 active FPGA roles on Joblaze right now.
- 60 active SystemVerilog roles on Joblaze right now.
- Salary band is above the typical range for comparable tech roles (median ~$126,887).
- Pays more than 74% of the 799 salaried C++ roles we track (median $150,000). See C++ salary trends
Quick facts
- What's the salary range?
- Astranis lists $175,000–$240,000 for this role.
- How much experience is required?
- At least 5 years of relevant experience for this Senior FPGA Engineer role.
- What's the tech stack?
- Joblaze extracted these technologies from the posting: C++, DSP, FPGA, SystemVerilog, TCL, UVM.
- Does Astranis sponsor work visas for this role?
- Yes — the posting indicates visa sponsorship is available for the right candidate.
- What seniority level is this role?
- Astranis targets senior candidates for this position.
- Is this full-time or contract?
- Full-time for this Senior FPGA Engineer role at Astranis.
From the original posting
Astranis builds advanced satellites for high orbits, expanding humanity’s reach into the solar system. Today, Astranis satellites provide dedicated, secure networks to highly-sophisticated customers across the globe— large enterprises, sovereign governments, and the US military. With five satellites on orbit and many more set to launch soon, the company is servicing a backlog of more than $1 billion of commercial contracts.
Astranis is the preferred satellite communications partner for buyers with stringent requirements for uptime, data security, network visibility, and customization. Astranis has raised over $750 million from some of the world’s best investors, from Andreessen Horowitz to Blackrock and Fidelity, and employs a team of 450 engineers and entrepreneurs. Astranis designs, builds, and operates its satellites out of its 153,000 sq. ft. headquarters in Northern California, USA.
Senior FPGA Engineer
As a Senior FPGA Engineer you'll be responsible for the architecture, the design, the verification, and test of RTL designs for the FPGAs that go into the spacecraft and on the ground station. You will work closely with the software, DSP and hardware teams to achieve design requirements.
Role
- Design RTL for high performance systems including software defined radios, avionics and ground systems, for commercial and US Government projects
- Work with multiple FPGAs and toolchains
- Interface FPGAs with high speed data converters, memories, MCUs
- Design, implement and test radiation mitigation schemes on FPGA
- Collaborate closely with DSP/radio algorithm designers
- Collaborate closely with embedded firmware and software engineers
- Assist in recruiting, interviewing, and hiring additional teammates to our rapidly-growing team.
Requirements
- Bachelor of Science degree in electrical engineering, computer science, computer engineering, or equivalent
- 5+ years of experience
- A passion for hardware development, including working in a fast-paced environment and hands-on design and development
- Experience in designing, implementing, and testing high throughput systems implemented on FPGAs
- Familiarity with system level estimates and implications of power, thermal, and real estate
- Strong proficiency with Verilog/SystemVerilog for both synthesis and verification
- Writing test benches and FPGA verification at module level and at top/system level
- Experience with C/C++ bit accurate modeling of RTL modules.
Bonus
- MS or PhD in computer engineering or equivalent
- Considerable expertise in at least 1 domain beyond just the logic design. This could be DSP/radio design, software, encryption, FEC encoding/decoding.
- Experience with Xilinx Ultrascale/Ultrascale+/Versal FPGA’s
- Experience with Vivado IDE, TCL
- Experience with high speed data converters (ADCs, DACs, JESD204)
- Experience with UVM and DPI simulation methodologies
- Experience with circuit level debugging
- Experience with digital communication theory and implementation, DVB-S2X modulation/demodulation, FEC encoding/decoding as LDPC, Turbo, Reed-Solomon, Channelization, FIR/IIR filtering, I/Q signaling.
- Experience with space-based systems, Radiation tolerant design, such as TMR and ECC
- Experience with UVM
Base pay is just one component of Astranis’s total rewards package. Your compensation also includes a significant equity package via incentive stock options, high-quality company-subsidized healthcare, disability and life insurance, 401(k) retirement planning, flexible PTO, and free on-site catered meals.
SMS Terms of Service
1. When you opt in to receive SMS messages from Astranis Space Technologies Corp., we may send you messages related to your job application, including updates, interview coordination, and other recruiting communications.
2. You can cancel the SMS service at any time by replying with any of the following industry standard keywords:
a. STOP
b. STOPALL
c. OPTOUT
d. CANCEL
e. END
f. QUIT
g. UNSUBSCRIBE
h. REVOKE
3. After you opt out, we may send one final text message confirming that you have been unsubscribed. No further recruiting SMS messages will be sent unless you opt in again.
4. To opt back in, reply with any of the following industry standard keywords:
a. START
b. UNSTOP
c. YES
5. For help, reply HELP or contact us at EMAIL or PHONE NUMBER.
6. Carriers are not liable for delayed or undelivered messages.
7. Message and data rates may apply. Message frequency may vary. Contact your wireless provider for details.
8. For more information on how we handle your data, please review our Privacy Policy at: https://www.astranis.com/legal/privacy.