"uvm" Jobs

34 open tech roles matching “uvm”, taken straight from company career pages — not reposted from other job boards. Most in demand right now: UVM, Python, SystemVerilog. Every listing is re-checked daily and closed roles are removed.

Showing 14 of 34 results

Applications Engineer Hybrid

Join ChipAgents as an Applications Engineer to guide enterprise customers in deploying AI-driven chip design solutions.

ChipAgents San Jose $130k–$350k/yr Published 3 months ago

lint Verilog CDC shell scripting Python

Flexible on stack

Apply →

FPGA Engineer Visa

Join Cowboy Space Corp as an FPGA Engineer to design and implement cutting-edge optical communication systems for space applications.

Cowboy Space Corporation San Carlos, California $150k–$200k/yr Published 1 week ago

Vitis Verilog AMD Xilinx Zynq UltraScale+

Apply →

Principal Silicon Verification Engineer - Bengaluru

Join Graphcore as a Principal Silicon Verification Engineer to lead verification activities in AI computing systems.

Graphcore Bengaluru, India Published 10 months ago

C++ Python SystemVerilog Linux

Flexible on stack

Apply →

Sr. ASIC Design Verification Engineer (Silicon Engineering) Visa

Join SpaceX as a Sr. ASIC Design Verification Engineer to develop cutting-edge ASICs for the Starlink network.

SpaceX Irvine, CA $165k–$260k/yr Published 2 months ago

ASIC VMM Python UVM OVM

Flexible on stack

Apply →

Sr. ASIC Design Verification Engineer (Silicon Engineering) Visa

Join SpaceX as a Sr. ASIC Design Verification Engineer to develop cutting-edge ASICs for the Starlink network.

SpaceX Redmond, WA $165k–$260k/yr Published 2 months ago

ASIC VMM Python UVM OVM

Flexible on stack

Apply →

Sr. ASIC Design Verification Engineer (Silicon Engineering) Visa

Join SpaceX as a Sr. ASIC Design Verification Engineer to develop cutting-edge ASICs for the Starlink network.

SpaceX Palo Alto, CA $175k–$280k/yr Published 2 months ago

ASIC VMM Python UVM OVM

Flexible on stack

Apply →

Sr. ASIC Design Verification Engineer (Silicon Engineering) Visa

Join SpaceX as a Sr. ASIC Design Verification Engineer to develop cutting-edge ASICs for the Starlink network.

SpaceX Austin, TX Published 2 months ago

ASIC VMM Python UVM OVM

Flexible on stack

Apply →

Principal Design Verification Engineer (Silicon Engineering) Visa

Join SpaceX as a Principal Design Verification Engineer to develop cutting-edge ASICs for the Starlink network.

SpaceX Austin, TX Published 3 months ago

FPGA ASIC VMM Python UVM

Flexible on stack

Apply →

Principal Design Verification Engineer (Silicon Engineering) Visa

Join SpaceX as a Principal Design Verification Engineer to develop cutting-edge ASICs for the Starlink network.

SpaceX Palo Alto, CA $210k–$310k/yr Published 3 months ago

FPGA ASIC VMM Python UVM

Flexible on stack

Apply →

Principal Design Verification Engineer (Silicon Engineering) Visa

Join SpaceX as a Principal Design Verification Engineer to develop cutting-edge ASICs for the Starlink network.

SpaceX Irvine, CA $210k–$300k/yr Published 3 months ago

FPGA ASIC VMM Python UVM

Flexible on stack

Apply →

Principal Design Verification Engineer (Silicon Engineering) Visa

Join SpaceX as a Principal Design Verification Engineer to develop cutting-edge ASICs for the Starlink network.

SpaceX Redmond, WA $210k–$300k/yr Published 3 months ago

FPGA ASIC VMM Python UVM

Flexible on stack

Apply →

Director, Silicon Verification

Lead the verification strategy for Graphcore's AI accelerators, driving high-quality silicon delivery in a global team.

Graphcore Bristol, UK Published 9 months ago

C++ JavaScript LLVM Git XSLT

Flexible on stack

Apply →

FPGA Engineer Visa

Join Astranis as an FPGA Engineer to design and verify high-performance systems for advanced satellites.

Astranis San Francisco $140k–$205k/yr Published 2 years ago

RF Verilog Vivado IDE DSP DAC

Flexible on stack

Apply →

Research Engineer, Chip Design RL (Reinforcement Learning) Hybrid Visa

Join Anthropic as a Research Engineer to advance AI models' silicon design capabilities within a hybrid work environment.

Anthropic San Francisco, CA | New York City, NY $500k–$850k/yr Published 2 months ago

EDA RTL FPGA reinforcement learning ASIC

Flexible on stack

Apply →