"asic" Jobs - Joblaze

Showing 11 of 11 results

Principal ASIC Design Engineer (Starshield)

SpaceX Palo Alto, CA $210k–$295k/yr Published 3 months ago

Xilinx Vivado Verilog IES Altera Quartus II Spyglass

Apply →

Principal ASIC Design Engineer (Starshield) Visa

SpaceX Irvine, CA $200k–$285k/yr Published 3 months ago

Xilinx Vivado Verilog IES Altera Quartus II Spyglass

Apply →

Principal ASIC Design Engineer (Starshield) Visa

SpaceX Hawthorne, CA $200k–$285k/yr Published 3 months ago

Xilinx Vivado Verilog IES Altera Quartus II Spyglass

Apply →

Principal DFT Engineer (Silicon Engineering) Visa

SpaceX Sunnyvale, CA $210k–$295k/yr Published 5 months ago

C++ Verilog Siemens Tessent UPF RTL

Apply →

Principal DFT Engineer (Silicon Engineering) Visa

Lead the implementation and optimization of DFT architectures for next-generation ASICs at SpaceX.

SpaceX Austin, TX Published 1 month ago

C++ Verilog Siemens Tessent ATE RTL

Flexible on stack

Apply →

Principal DFT Engineer (Silicon Engineering) Visa

Join SpaceX as a Principal DFT Engineer to lead the development of next-generation ASICs for the Starlink network.

SpaceX Irvine, CA $200k–$285k/yr Published 1 month ago

C++ Verilog Siemens Tessent RTL DFT

Flexible on stack

Apply →

Principal Design Verification Engineer (Silicon Engineering) Visa

Join SpaceX as a Principal Design Verification Engineer to develop cutting-edge ASICs for the Starlink network.

SpaceX Austin, TX Published 1 month ago

FPGA ASIC VMM Python UVM

Flexible on stack

Apply →

Principal Design Verification Engineer (Silicon Engineering) Visa

Join SpaceX as a Principal Design Verification Engineer to develop cutting-edge ASICs for the Starlink network.

SpaceX Irvine, CA $210k–$300k/yr Published 1 month ago

FPGA ASIC VMM Python UVM

Flexible on stack

Apply →

Principal Design Verification Engineer (Silicon Engineering) Visa

Join SpaceX as a Principal Design Verification Engineer to develop cutting-edge ASICs for the Starlink network.

SpaceX Sunnyvale, CA $210k–$310k/yr Published 1 month ago

FPGA ASIC VMM Python UVM

Flexible on stack

Apply →

Principal Design Verification Engineer (Silicon Engineering) Visa

Join SpaceX as a Principal Design Verification Engineer to develop cutting-edge ASICs for the Starlink network.

SpaceX Redmond, WA $210k–$300k/yr Published 1 month ago

FPGA ASIC VMM Python UVM

Flexible on stack

Apply →

Principal RFIC Engineer (Starshield Silicon) Visa

SpaceX Hawthorne, CA $200k–$285k/yr Published 5 months ago

Filters demodulators RF GaAs IC design

Apply →