joblaze

Showing 1 of 1 results

SpaceX
Design Verification Engineer (Silicon Engineering) Visa

Join SpaceX as a Design Verification Engineer to develop cutting-edge ASICs for the Starlink network.

SpaceX Austin, TX Published 1 month ago
Python UVM SystemVerilog MATLAB
Flexible on stack
Apply →

Related searches

Systemverilog Systemverilog Remote Senior Systemverilog Junior Systemverilog Systemverilog in London Systemverilog in New York Python in Austin Uvm in Austin Systemverilog in Austin