joblaze

Direct from source · No middlemen

Senior Systemverilog Jobs

5 open positions · Updated 4 days ago

Average salary: 174.4k–238.2k/yr

Showing 5 of 5 positions

Search with filters →

Senior FPGA Engineer, EW

PCIe RF Verilog JESD Git

Costa Mesa, CA, USA

$191k–$253k/yr

Indexed 4 days ago Apply →

Sr. ASIC Design Verification Engineer (Starshield) Visa

Python UVM SystemVerilog MATLAB

Palo Alto, CA

$170k–$235k/yr

Published 1 week ago Apply →

Sr. ASIC Design Verification Engineer (Starshield) Visa

Python UVM SystemVerilog MATLAB

Hawthorne, CA

$160k–$225k/yr

Published 2 weeks ago Apply →

Senior FPGA Engineer

PCIe RF RFSoC Git Xilinx

Costa Mesa, CA, USA

$191k–$253k/yr

Indexed 4 days ago Apply →

Sr. FPGA Engineer (Starshield) Visa

C++ Verilog DSP FPGA SystemVerilog

Hawthorne, CA

$160k–$225k/yr

Published 2 months ago Apply →

Related searches

systemverilog Remote systemverilog in London systemverilog in New York systemverilog in San Francisco systemverilog in Berlin systemverilog in Amsterdam Python Ruby On Rails React Devops Machine Learning Golang