joblaze

Direct from source · No middlemen

Perl Jobs in Austin

15 open positions · Updated 1 month ago

15 roles Staff 6, Mid 4, Senior 3, Principal 2 1–12 yrs experience Austin +4 more Full-time newest 1 month ago

Also hiring: Python TCL SystemVerilog C++ Verilog ASIC

15 Perl roles across 4 companies, most in Other

Who is hiring (4 companies)

Ambiq (6) SpaceX (5) Etched (2) Graphcore (2)

Role types

Other (11) Design (2) AI/ML (1) QA (1)

Work arrangement: 2 hybrid · 13 not stated

Counts are open roles Joblaze currently tracks on company career pages for this exact skill/location; salaries are advertised minimums, annual, converted to USD.

Showing 15 of 15 positions

Search with filters →

Principal SLT Test Engineer

Join Graphcore as a Principal SLT Test Engineer to lead a team in developing System Level Test capabilities for next-gen AI processors.

Graphcore Austin, Texas, United States Published 1 month ago

Shell JTAG Python Perl TCL

Apply →

Physical Design Engineer - Block Level, Subsystem Implementation Hybrid

Join Etched as a Physical Design Engineer to lead block-level implementation for cutting-edge AI hardware.

Etched Austin Published 3 months ago

Cadence Python Perl TCL Synopsys

Flexible on stack

Apply →

Design Verification Engineer - Internal IP Hybrid

Join Etched as a Design Verification Engineer to ensure high-performance custom IPs for cutting-edge AI hardware.

Etched Austin Published 6 months ago

Python UVM Perl TCL SystemVerilog

Flexible on stack

Apply →

Physical Design Engineer (Silicon Engineering) Visa

Join SpaceX as a Physical Design Engineer to develop next-generation ASICs for the Starlink network.

SpaceX Austin, TX Published 1 month ago

FinFET bash ASIC Python Perl

Flexible on stack

Apply →

Sr. Staff Engineer - Digital Design Verification Visa

Join Ambiq as a Sr. Staff Engineer to lead digital design verification for cutting-edge low-power semiconductor solutions.

Ambiq Austin, Texas, United States Published 2 months ago

APB Verilog ARM AHB C/C++

Flexible on stack

Apply →

Staff Engineer - Design Verification

Join Ambiq as a Staff Engineer to verify digital and mixed-signal designs for low-power semiconductor solutions.

Ambiq Singapore Published 4 months ago

C++ Verilog ARM C Makefile

Flexible on stack

Apply →

Sr. Staff Engineer, Product Test Engineering

Drive the development and optimization of ATE test solutions for integrated circuits at Ambiq, focusing on energy efficiency.

Ambiq Hsinchu City, Taiwan Published 2 months ago

C++ automated test equipment RF Mixed-Signal semiconductor manufacturing

Flexible on stack

Apply →

Staff Engineer, Product Test Engineering

Drive the development and optimization of ATE test solutions for integrated circuits at Ambiq, focusing on energy efficiency.

Ambiq Hsinchu City, Taiwan Published 3 months ago

C++ automated test equipment RF Mixed-Signal semiconductor manufacturing

Flexible on stack

Apply →

Sr. Staff Engineer - Digital Design Verification Visa

Join Ambiq as a Sr. Staff Engineer to lead digital design verification for cutting-edge low-power semiconductor solutions.

Ambiq Austin, Texas, United States Published 5 months ago

APB Verilog ARM AHB C/C++

Flexible on stack

Apply →

Memory Design Engineer

Join Ambiq as a Memory Design Engineer to innovate ultra-low power memory solutions for advanced SoC products.

Ambiq Singapore Published 3 months ago

Cadence Virtuoso HSPICE Register File Python Perl

Flexible on stack

Apply →

Staff SLT Test Engineer

Join Graphcore as a Staff SLT Test Engineer to lead the development of System Level Test solutions for next-generation AI processors.

Graphcore Austin, Texas, United States Published 4 months ago

Shell Python Perl TCL AI

Apply →

ASIC/SOC DFT Engineer (Silicon Engineering) Visa

Join SpaceX as an ASIC/SOC DFT Engineer to develop cutting-edge ASICs for the Starlink network.

SpaceX Austin, TX Published 3 months ago

Verilog RTL DFT bash ASIC

Flexible on stack

Apply →

Principal DFT Engineer (Silicon Engineering) Visa

Lead the implementation and optimization of DFT architectures for next-generation ASICs at SpaceX.

SpaceX Austin, TX Published 3 months ago

C++ Verilog Siemens Tessent UPF DFT

Flexible on stack

Apply →

Sr. ASIC DFT Engineer (Silicon) Visa

Join SpaceX as a Sr. ASIC DFT Engineer to develop next-generation ASICs for the Starlink network, enabling global connectivity.

SpaceX Austin, TX Published 5 months ago

C++ automated test equipment ASICs Siemens Tessent DFT

Flexible on stack

Apply →

Sr. Full Chip Physical Verification Engineer (Silicon Engineering) Visa

SpaceX Austin, TX Published 6 months ago

IC Validator Calibre Makefile ASIC Python

Apply →