Direct from source · No middlemen

Senior Tcl Jobs

20 open positions · Updated 1 week ago

Average salary (USD/year): 160k–226.4k/yr
20 roles Senior 20 3–10 yrs experience Austin, TX +10 more Full-time newest 1 week ago

20 Tcl roles across 6 companies, most in Other; typical advertised salary $170k

Work arrangement: 4 on-site · 16 not stated

Advertised salaries: p25 $160k · median $170k · p75 $170k (from 11 disclosed annual salaries, USD)

Counts are open roles Joblaze currently tracks on company career pages for this exact skill/location; salaries are advertised minimums, annual, converted to USD.

Showing 20 of 20 positions

Search with filters →
Ricursive Intelligence

Join Ricursive Intelligence as a Chip Design Engineer to architect AI-driven physical design flows for advanced chip development.

Ricursive Intelligence Palo Alto Published 2 days ago
Flexible on stack
Radiant

Lead verification of FPGA designs for safety-critical applications in portable nuclear microreactors at a pioneering startup.

Radiant El Segundo, CA Published 1 week ago
Flexible on stack
K2 Space

Join K2 Space as a Senior ASIC Emulation Engineer to lead the deployment and optimization of pre-silicon emulation platforms.

K2 Space United States - Remote $170k–$250k/yr Published 1 month ago
Flexible on stack
K2 Space

Lead the bring-up, deployment, and optimization of pre-silicon emulation platforms in a high-growth satellite company.

K2 Space Seattle, WA $170k–$250k/yr Published 1 month ago
Flexible on stack
K2 Space

Join K2 Space as a Senior ASIC Design Verification Engineer to shape first-generation silicon in a fast-paced, high-growth environment.

K2 Space Seattle, WA $170k–$250k/yr Published 2 months ago
Flexible on stack
K2 Space

Join K2 Space as a Senior ASIC Design Verification Engineer to shape first-generation silicon in a fast-paced, high-growth environment.

K2 Space United States - Remote $170k–$250k/yr Published 2 months ago
Flexible on stack
Ambiq

Join Ambiq as a Senior Analog Validation Engineer to validate and characterize analog subsystems in ultra-low-power SoCs.

Ambiq Austin, Texas, United States Published 1 week ago
Flexible on stack
Ambiq

Join Ambiq as a Senior Validation Engineer to validate next-gen ultra-low-power MCU and SoC products in a fast-paced environment.

Ambiq Hsinchu City, Taiwan Published 1 month ago
Flexible on stack
Graphcore

Join Graphcore as a Senior SLT Test Engineer to enhance product quality and manufacturability for next-gen AI processors.

Graphcore Austin, Texas, United States Published 1 month ago
Flexible on stack
Graphcore

Join Graphcore as a Senior Silicon Logical Design Engineer to contribute to high-quality microarchitecture and RTL for AI computing systems.

Graphcore Bengaluru, India Published 1 week ago
Flexible on stack
Graphcore

Join Graphcore as a Senior Physical Design Engineer in Bengaluru, contributing to the development of next-gen AI superchips.

Graphcore Bengaluru, India Published 1 month ago
Flexible on stack
SpaceX

Join SpaceX as a Sr. Full Chip Physical Verification Engineer to develop cutting-edge silicon for the Starlink network.

SpaceX Irvine, CA $160k–$225k/yr Published 3 months ago
Flexible on stack
SpaceX

Join SpaceX as a Sr. ASIC DFT Engineer to develop next-generation ASICs for the Starlink network, enhancing global connectivity.

SpaceX Palo Alto, CA $135k–$185k/yr Published 3 months ago
Flexible on stack
SpaceX

Join SpaceX as a Sr. ASIC DFT Engineer to develop next-generation ASICs for the Starlink network, enabling global connectivity.

SpaceX Austin, TX Published 3 months ago
Flexible on stack
SpaceX

Join SpaceX as a Sr. ASIC DFT Engineer to develop next-generation ASICs for the Starlink network, enhancing global connectivity.

SpaceX Irvine, CA $125k–$175k/yr Published 3 months ago
Flexible on stack
SpaceX

Join SpaceX as a Sr. SOC/ASIC Physical Design Engineer to develop cutting-edge silicon for space and ground infrastructures.

SpaceX Irvine, CA $160k–$220k/yr Published 3 months ago
Flexible on stack
SpaceX

Join SpaceX as a Sr. SOC/ASIC Physical Design Engineer to develop cutting-edge silicon for space and ground infrastructures.

SpaceX Palo Alto, CA $170k–$230k/yr Published 3 months ago
Flexible on stack