joblaze

Direct from source · No middlemen

Verilog Jobs in United States

42 open positions · Updated 1 month ago

Average salary (USD/year): 156k–242.5k/yr

42 roles Mid 11, Senior 11, Intern 8, Principal 6, Staff 4, Lead 2 0–20 yrs experience Austin, TX +16 more Full-time, Internship newest 1 hour ago

Also hiring: SystemVerilog Python C++ TCL C FPGA

42 Verilog roles across 10 companies, most in Other; 2% fully remote; typical advertised salary $155k

Who is hiring (10 companies)

SpaceX (18) Ambiq (6) Astranis (6) Etched (4) K2 Space (2)

Role types

Other (37) AI/ML (2) Design (2) Management (1)

Work arrangement: 1 fully remote · 10 on-site · 31 not stated

Advertised salaries: p25 $125k · median $155k · p75 $176.3k (from 20 disclosed annual salaries, USD)

Counts are open roles Joblaze currently tracks on company career pages for this exact skill/location; salaries are advertised minimums, annual, converted to USD.

Showing 20 of 42 positions

Search with filters →

ASIC Architect

Join Etched as an ASIC Architect to design next-generation AI accelerators with a focus on performance and efficiency.

Etched San Jose Published 1 year ago

C++ Verilog C gem5 AI/ML

Flexible on stack Heavy meetings

Apply →

DFT Intern

Join Etched as a DFT Intern to refine DFT flow automation and contribute to chip-level regression in a fast-paced environment.

Etched San Jose Published 7 months ago

Verilog Python TCL SystemVerilog

Flexible on stack

Apply →

FPGA Manager

Lead and grow the FPGA team responsible for developing complex electronic hardware for air-to-air radar systems.

Reliable Robotics Corporation Seattle, WA Published 3 weeks ago

Verilog radar algorithms Radar signal processing DO-254 VHDL

Apply →

Senior FPGA Engineer Visa

Join Astranis as a Senior FPGA Engineer to design and verify RTL for advanced satellite systems.

Astranis San Francisco $175k–$240k/yr Published 2 years ago

C++ Verilog C DSP Vivado

Flexible on stack

Apply →

Electrical Engineer, Compute Architecture

Join Neuralink as an Electrical Engineer to design and oversee custom electronics systems for innovative healthcare solutions.

Neuralink Austin, Texas, United States; South San Francisco, California, United States $105k–$175.5k/yr Published 5 months ago

PCIe MIPI Verilog LVDS SLVS-EC

Flexible on stack

Apply →

Senior FPGA Prototyping Engineer

Join K2 Space as a Senior FPGA Prototyping Engineer to drive the development of next-gen communications ASICs in a fast-paced environment.

K2 Space United States - Remote $120k–$225k/yr Published 3 months ago

Verilog AMD UART JTAG Xilinx

Flexible on stack

Apply →

Staff Engineer - Design Verification

Join Ambiq as a Staff Engineer to verify digital and mixed-signal designs for low-power semiconductor solutions.

Ambiq Singapore Published 4 months ago

C++ Verilog ARM C Makefile

Flexible on stack

Apply →

Sr. Staff Engineer - Digital Design Verification Visa

Join Ambiq as a Sr. Staff Engineer to lead digital design verification for cutting-edge low-power semiconductor solutions.

Ambiq Austin, Texas, United States Published 2 months ago

APB Verilog ARM AHB C/C++

Flexible on stack

Apply →

Sr. Staff Engineer - Digital Design Verification Visa

Join Ambiq as a Sr. Staff Engineer to lead digital design verification for cutting-edge low-power semiconductor solutions.

Ambiq Austin, Texas, United States Published 5 months ago

APB Verilog ARM AHB C/C++

Flexible on stack

Apply →

Sr. Staff SoC RTL Engineer

Join Ambiq as a Senior Staff SoC RTL Engineer to design and deliver ultra-low-power semiconductor solutions.

Ambiq Austin, Texas, United States Published 3 months ago

APB Verilog ARM AHB FPGA

Flexible on stack 70% coding

Apply →

Principal SoC RTL Engineer

Join Ambiq as a Principal RTL Engineer to drive architecture and RTL development for next-generation silicon in a dynamic team.

Ambiq Austin, Texas, United States Published 7 months ago

IP Verilog MCU SystemVerilog SoC

Apply →

FPGA Engineer Visa

Join Astranis as an FPGA Engineer to design and verify high-performance systems for advanced satellites.

Astranis San Francisco $140k–$205k/yr Published 2 years ago

RF Verilog Vivado IDE DSP DAC

Flexible on stack

Apply →

ASIC/SOC DFT Engineer (Silicon Engineering) Visa

Join SpaceX as an ASIC/SOC DFT Engineer to develop cutting-edge ASICs for the Starlink network.

SpaceX Austin, TX Published 3 months ago

Verilog RTL DFT bash ASIC

Flexible on stack

Apply →

ASIC/SOC DFT Engineer (Silicon Engineering) Visa

Join SpaceX as an ASIC/SOC DFT Engineer to develop cutting-edge ASICs for the Starlink network, enabling global connectivity.

SpaceX Palo Alto, CA $135k–$175k/yr Published 3 months ago

Verilog UPF RTL DFT ASIC

Flexible on stack

Apply →

Summer 2027 Silicon Engineering Internship/Co-op Visa

Join SpaceX as a silicon engineering intern to work on custom silicon and hardware for space applications.

SpaceX Flexible - Any SpaceX Site $30–$40/hr Published 3 months ago

C++ Verilog ANSYS C COMSOL

Flexible on stack

Apply →

Spring 2027 Silicon Engineering Internship/Co-op Visa

Join SpaceX as a silicon engineering intern to work on cutting-edge chip design and development for space applications.

SpaceX Flexible - Any SpaceX Site $30–$40/hr Published 3 months ago

C++ Verilog ANSYS C COMSOL

Flexible on stack

Apply →

Principal DFT Engineer (Silicon Engineering) Visa

Join SpaceX as a Principal DFT Engineer to lead the development of next-generation ASICs for the Starlink network.

SpaceX Irvine, CA $210k–$340k/yr Published 3 months ago

C++ Verilog Siemens Tessent DFT ASIC

Flexible on stack

Apply →

Principal DFT Engineer (Silicon Engineering) Visa

Join SpaceX as a Principal DFT Engineer to develop next-generation ASICs for the Starlink network, enhancing global connectivity.

SpaceX Palo Alto, CA $220k–$355k/yr Published 3 months ago

C++ Verilog Siemens Tessent DFT ASIC

Flexible on stack

Apply →

Principal DFT Engineer (Silicon Engineering) Visa

Lead the implementation and optimization of DFT architectures for next-generation ASICs at SpaceX.

SpaceX Austin, TX Published 3 months ago

C++ Verilog Siemens Tessent UPF DFT

Flexible on stack

Apply →

Manager, ASIC Design Engineering (Starshield Silicon) Visa

SpaceX Hawthorne, CA $190k–$245k/yr Published 6 months ago

Xilinx Vivado Verilog IES Altera Quartus II Spyglass

Apply →

← Prev Page 2 of 3 Next →